|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10699652
|
Filing Dt:
|
11/04/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
SERIAL TRANSISTOR-CELL ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10700997
|
Filing Dt:
|
11/04/2003
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
VARIABLE IMPEDENCE OUTPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10701117
|
Filing Dt:
|
11/04/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
ANIMATION PACKAGER FOR AN ON-LINE BOOK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10701139
|
Filing Dt:
|
11/04/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
NROM FLASH MEMORY WITH SELF-ALIGNED STRUCTURAL CHARGE SEPARATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10701141
|
Filing Dt:
|
11/04/2003
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
VOLTAGE BOOSTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10701301
|
Filing Dt:
|
11/03/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
METHODS OF FORMING DIELECTRIC MATERIALS AND METHODS OF PROCESSING SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10702238
|
Filing Dt:
|
11/06/2003
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
PROCESS FOR USING PHOTO-DEFINABLE LAYERS IN THE MANUFACTURE OF SEMICONDUCTOR DEVICES AND RESULTING STRUCTURES OF SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10704284
|
Filing Dt:
|
11/06/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
CAPACITOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
10704315
|
Filing Dt:
|
11/06/2003
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
Title:
|
CHEMICAL VAPOR DEPOSITION APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10704768
|
Filing Dt:
|
11/10/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION WITH INPUT IMPEDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10705423
|
Filing Dt:
|
11/11/2003
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
Title:
|
PROCESSING SYSTEM WITH GENERAL PURPOSE EXECUTION UNIT AND SEPARATE INDEPENDENTLY OPERATING DATA STRING MANIPULATION UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10705707
|
Filing Dt:
|
11/11/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
TRENCH BURIED BIT LINE MEMORY DEVICES AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10705728
|
Filing Dt:
|
11/10/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
METHODS FOR SUPPORTING SUBSTRATES DURING FABRICATION OF ONE OR MORE OBJECTS THEREON BY PROGRAMMABLE MATERIAL CONSOLIDATION TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10706133
|
Filing Dt:
|
11/12/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
FLASH MEMORY SECTOR TAGGING FOR CONSECUTIVE SECTOR ERASE OR BANK ERASE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
10706306
|
Filing Dt:
|
11/12/2003
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
Title:
|
CIRCUIT FOR PROGRAMMING A NON-VOLATILE MEMORY DEVICE WITH ADAPTIVE PROGRAM LOAD CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
10706486
|
Filing Dt:
|
11/12/2003
|
Title:
|
METHOD AND APPARATUS FOR PROGRAMMABLE FIELD EMISSION DISPLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10706576
|
Filing Dt:
|
11/12/2003
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
METHODS FOR ASSEMBLING MULTIPLE SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10708232
|
Filing Dt:
|
02/18/2004
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
METHOD AND CIRCUIT FOR GENERATING CONSTANT SLEW RATE OUTPUT SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10708751
|
Filing Dt:
|
03/23/2004
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR SUPPLEMENTARY COMMAND BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
10713188
|
Filing Dt:
|
11/17/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
METHOD OF FORMING MICRO-LENSES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2008
|
Application #:
|
10713538
|
Filing Dt:
|
11/14/2003
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
SELF-ALIGNED INTEGRATED ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10713845
|
Filing Dt:
|
11/14/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
MULTI-LAYER INTERCONNECT WITH ISOLATION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10713878
|
Filing Dt:
|
11/13/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
METHODS FOR FORMING VIAS IN MICROELECTRIC DEVICES, AND METHODS FOR PACKAGING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10714486
|
Filing Dt:
|
11/17/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
WRITING TO AND READING FROM A RAM OR A CAM USING CURRENT DRIVERS AND CURRENT SENSING LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10714753
|
Filing Dt:
|
11/17/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
NROM FLASH MEMORY DEVICES ON ULTRATHIN SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
10714780
|
Filing Dt:
|
11/17/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
METHOD FOR TESTING FLASH MEMORY POWER LOSS RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
10715628
|
Filing Dt:
|
11/17/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
APPARATUS FOR IMPROVED DELIVERY OF METASTABLE SPECIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10716765
|
Filing Dt:
|
11/19/2003
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
A METHOD OF FORMING A COUPLING DIELECTRIC TA2O5 IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
10716766
|
Filing Dt:
|
11/19/2003
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
ENHANCED FUSE CONFIGURATIONS FOR LOW-VOLTAGE FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10717147
|
Filing Dt:
|
11/19/2003
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
METHODS OF SENSING A PROGRAMMED STATE OF A FLOATING-GATE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
10717421
|
Filing Dt:
|
11/19/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
CASTELLATED CHIP-SCALE PACKAGES AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
10718587
|
Filing Dt:
|
11/24/2003
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
POLISHING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10719047
|
Filing Dt:
|
11/20/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
METHOD AND STRUCTURE FOR REDUCING RESISTANCE OF A SEMICONDUCTOR DEVICE FEATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10719422
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
VERTICAL FLOATING GATE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10719634
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
PROCESSING METHOD OF FORMING MRAM CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10719650
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
NONVOLATILE MEMORY DEVICE WITH SIMULTANEOUS READ/WRITE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10719772
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
APPARATUS AND METHOD FOR SPLIT GATE NROM MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10719907
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
METHOD FOR FABRICATING ENCAPSULATED SEMICONDUCTOR COMPONENTS HAVING CONDUCTIVE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10721920
|
Filing Dt:
|
11/24/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
MULTILEVEL COPPER INTERCONNECT WITH DOUBLE PASSIVATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
10722094
|
Filing Dt:
|
11/25/2003
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
A METHOD OF FORMING AN INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10722110
|
Filing Dt:
|
11/25/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
MEMORY DEVICE CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10724377
|
Filing Dt:
|
11/28/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10724472
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR MANAGING A CACHE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
10724534
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR MANAGING A CACHE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10724648
|
Filing Dt:
|
12/01/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10725481
|
Filing Dt:
|
12/03/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
INTERCONNECT LINE SELECTIVELY ISOLATED FROM AN UNDERLYING CONTACT PLUG
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10725496
|
Filing Dt:
|
12/03/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
BURIED DIGIT SPACER- SEPARATED CAPACITOR ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10725557
|
Filing Dt:
|
12/03/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
MEMORY ARCHITECTURE AND METHOD OF MANUFACTURE AND OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10726265
|
Filing Dt:
|
12/02/2003
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
HIGH VOLTAGE GENERATION AND REGULATION CIRCUIT IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10726328
|
Filing Dt:
|
12/01/2003
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
Title:
|
METHODS OF FORMING PARTICLE-CONTAINING MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10726439
|
Filing Dt:
|
12/03/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
COMPENSATED REFRESH OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10727087
|
Filing Dt:
|
12/02/2003
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
NO-PRECHARGE FAMOS CELL AND LATCH CIRCUIT IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10727150
|
Filing Dt:
|
12/03/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
MEMORY DEVICE COMPOSED OF A PLURALITY OF MEMORY CHIPS IN A SINGLE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10727341
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE ARCHITECTURE, FOR INSTANCE A FLASH KIND, HAVING A SERIAL COMMUNICATION INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10727478
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10727742
|
Filing Dt:
|
12/04/2003
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10727887
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
HIGH COUPLING FLOATING GATE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10728372
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
NON-VOLATILE MEMORY CELL SENSING CIRCUIT, PARTICULARLY FOR LOW POWER SUPPLY VOLTAGES AND HIGH CAPACITIVE LOAD VALUES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
10728395
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
SMALLER AND LOWER POWER STATIC MUX CIRCUITRY IN GENERATING MULTIPLIER PARTIAL PRODUCT SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10728413
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
QUAD FLAT NO LEAD (QFN) GRID ARRAY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
10728526
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONDITIONING A CHEMICAL-MECHANICAL POLISHING PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10729180
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
QUAD FLAT NO-LEAD (QFN) GRID ARRAY PACKAGE, METHOD OF MAKING AND MEMORY MODULE AND COMPUTER SYSTEM INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10729829
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
METHOD AND DEVICE FOR PROGRAMMING AN ELECTRICALLY PROGRAMMABLE NON-VOLATILE SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10729875
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
METHOD AND DEVICE FOR PROGRAMMING AN ELECTRICALLY PROGRAMMABLE NON-VOLATILE SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10730548
|
Filing Dt:
|
12/08/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
PROBE CARD FOR TESTING MICROELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
10730641
|
Filing Dt:
|
12/08/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
A SEMICONDUCTOR DEVICE COMPRISING LOW DIELECTRIC CONSTANT STI WITH SOI DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10731177
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
WIRE-BONDED PACKAGE WITH ELECTRICALLY INSULATING WIRE ENCAPSULANT AND THERMALLY CONDUCTIVE OVERMOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10731480
|
Filing Dt:
|
12/10/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
METHOD OF FORMING METAL LINE IN SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10731567
|
Filing Dt:
|
12/08/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR PREDICTION FOR FORK AND JOIN INSTRUCTIONS IN SPECULATIVE EXECUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10733201
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION METHOD OF DEPOSITING AN OXIDE ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
10733226
|
Filing Dt:
|
12/10/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
MICROELECTRONIC DEVICES AND METHODS FOR FILLING VIAS IN MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10733474
|
Filing Dt:
|
12/12/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
CURRENT MODE LOGIC SCHEME AND CIRCUIT FOR MATCHLINE SENSE AMPLIFIER DESIGN USING CONSTANT CURRENT BIAS CASCODE CURRENT MIRRORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10733523
|
Filing Dt:
|
12/10/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHODS AND SYSTEMS FOR CONTROLLING TEMPERATURE DURING MICROFEATURE WORKPIECE PROCESSING, E.G., CVD DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
10733605
|
Filing Dt:
|
12/11/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
SWITCHED CAPACITOR FOR A TUNABLE DELAY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10733896
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR MANIPULATING CACHE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10734201
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
DEVICE HAVING IMPROVED SURFACE PLANARITY PRIOR TO MRAM BIT MATERIAL DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2005
|
Application #:
|
10734202
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
DEVICE WITH LAYER EDGES SEPARATED THROUGH MECHANICAL SPACING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10734260
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
METAL TO POLYSILICON CONTACT IN OXYGEN ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
10734525
|
Filing Dt:
|
12/11/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD OF REMOVING RESIDUAL CONTAMINANTS FROM AN ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10734533
|
Filing Dt:
|
12/12/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
METHOD FOR MANUFACTURING FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10734663
|
Filing Dt:
|
12/11/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
METHOD FOR MANUFACTURE OF MAGNETO-RESISTIVE BIT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10734999
|
Filing Dt:
|
12/12/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
DEPOSITION METHODS WITH TIME SPACED AND TIME ABUTTING PRECURSOR PULSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
10735250
|
Filing Dt:
|
12/12/2003
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
Title:
|
MEMORY SYSTEM COMPRISING A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10736244
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICES INCLUDING PERIPHERALLY LOCATED BOND PADS, INTERMEDIATES THEREOF, ASSEMBLIES, AND PACKAGES INCLUDING THE SEMICONDUCTOR DEVICES, AND SUPPORT ELEMENTS FOR THE SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10736617
|
Filing Dt:
|
12/17/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
NON-VOLATILE RESISTANCE VARIABLE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10736719
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
HIGH VOLTAGE TRANSFER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10736805
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
METHODS OF FORMING ELECTRONIC COMPONENTS, AND A CONDUCTIVE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
10738408
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
NROM MEMORY CELL, MEMORY ARRAY, RELATED DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10738556
|
Filing Dt:
|
12/17/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
VERTICAL NAND FLASH MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10738783
|
Filing Dt:
|
12/17/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
VERTICAL NROM NAND FLASH MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10738827
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
SMALL SCALE ACTUATORS AND METHODS FOR THEIR FORMATION AND USE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10739253
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
FLASH MEMORY HAVING A HIGH-PERMITTIVITY TUNNEL DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10739767
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
WRITE ONCE READ ONLY MEMORY EMPLOYING CHARGE TRAPPING IN INSULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10739928
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE WITH IMPROVED SEQUENTIAL PROGRAMMING SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10740100
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
METHOD FOR READING FLASH MEMORY CELL, NAND-TYPE FLASH MEMORY APPARATUS, AND NOR-TYPE FLASH MEMORY APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10741100
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
AIR SOCKET FOR TESTING INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10741774
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
COLOR IMAGE SENSOR WITH IMAGING ELEMENTS IMAGING ON RESPECTIVE REGIONS OF SENSOR ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10741804
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
10741815
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
STRUCTURE AND METHOD FOR DETECTING ERRORS IN A MULTILEVEL MEMORY DEVICE WITH IMPROVED PROGRAMMING GRANULARITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
10742181
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
STRING PROGRAMMABLE NONVOLATILE MEMORY WITH NOR ARCHITECTURE
|
|