skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:047540/0001   Pages: 843
Recorded: 07/13/2018
Attorney Dkt #:509265/2155
Conveyance: SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
05/03/2011
Application #:
11351037
Filing Dt:
02/08/2006
Publication #:
Pub Dt:
08/09/2007
Title:
TEMPERATURE COMPENSATION VIA POWER SUPPLY MODIFICATION TO PRODUCE A TEMPERATURE-INDEPENDENT DELAY IN AN INTEGRATED CIRCUIT
2
Patent #:
Issue Dt:
04/17/2007
Application #:
11351277
Filing Dt:
02/08/2006
Publication #:
Pub Dt:
08/31/2006
Title:
DUTY CYCLE DISTORTION COMPENSATION FOR THE DATA OUTPUT OF A MEMORY DEVICE
3
Patent #:
Issue Dt:
12/13/2011
Application #:
11351640
Filing Dt:
02/10/2006
Publication #:
Pub Dt:
08/16/2007
Title:
METHODS FOR CAUSING FLUID TO FLOW THROUGH OR INTO VIA HOLES, VENTS, AND OTHER OPENINGS OR RECESSES THAT COMMUNICATE WITH SURFACES OF SUBSTRATES OF SEMICONDUCTOR DEVICE COMPONENTS
4
Patent #:
Issue Dt:
03/06/2007
Application #:
11351836
Filing Dt:
02/10/2006
Publication #:
Pub Dt:
06/22/2006
Title:
MEMORY SYSTEM AND METHOD FOR STROBING DATA, COMMAND AND ADDRESS SIGNALS
5
Patent #:
Issue Dt:
03/25/2008
Application #:
11351934
Filing Dt:
02/09/2006
Publication #:
Pub Dt:
07/27/2006
Title:
A HOST COMPUTER USING BASIC INPUT AND OUTPUT SYSTEM TO PROCESS CONTROL COMMAND RECEIVED FROM A REMOTE COMPUTER ACCORDING TO TIMER INTERRUPTS
6
Patent #:
Issue Dt:
04/10/2007
Application #:
11351991
Filing Dt:
02/09/2006
Publication #:
Pub Dt:
07/27/2006
Title:
A SYSTEM PROCESSING DATA PACKETS RECEIVED FROM REMOTE HOST TO CONTROL SYSTEM OPERATION ACCORDING TO ADJUSTABLE TIMER INTERRUPTS BASED ON DATA FLOW RATE
7
Patent #:
Issue Dt:
07/31/2007
Application #:
11352078
Filing Dt:
02/10/2006
Publication #:
Pub Dt:
06/29/2006
Title:
MEMORY SYSTEM AND METHOD FOR STROBING DATA, COMMAND AND ADDRESS SIGNALS
8
Patent #:
Issue Dt:
09/11/2007
Application #:
11352131
Filing Dt:
02/10/2006
Publication #:
Pub Dt:
06/29/2006
Title:
MEMORY SYSTEM AND METHOD FOR STROBING DATA, COMMAND AND ADDRESS SIGNALS
9
Patent #:
Issue Dt:
07/17/2007
Application #:
11352142
Filing Dt:
02/10/2006
Publication #:
Pub Dt:
06/15/2006
Title:
MEMORY SYSTEM AND METHOD FOR STROBING DATA, COMMAND AND ADDRESS SIGNALS
10
Patent #:
Issue Dt:
06/21/2011
Application #:
11353406
Filing Dt:
02/14/2006
Publication #:
Pub Dt:
06/29/2006
Title:
METHOD OF FORMING CELLULAR MATERIAL
11
Patent #:
Issue Dt:
04/17/2007
Application #:
11353592
Filing Dt:
02/14/2006
Publication #:
Pub Dt:
07/20/2006
Title:
METHODS OF FORMING CMOS CONSTRUCTIONS
12
Patent #:
Issue Dt:
01/06/2009
Application #:
11354126
Filing Dt:
02/15/2006
Publication #:
Pub Dt:
08/16/2007
Title:
METHOD AND APPARATUS OF DETERMINING THE BEST FOCUS POSITION OF A LENS
13
Patent #:
Issue Dt:
05/04/2010
Application #:
11355490
Filing Dt:
02/16/2006
Publication #:
Pub Dt:
08/16/2007
Title:
CONDUCTIVE LAYERS FOR HAFNIUM SILICON OXYNITRIDE FILMS
14
Patent #:
Issue Dt:
04/08/2008
Application #:
11355802
Filing Dt:
02/16/2006
Publication #:
Pub Dt:
08/16/2007
Title:
WRITE LATENCY TRACKING USING A DELAY LOCK LOOP IN A SYNCHRONOUS DRAM
15
Patent #:
Issue Dt:
07/15/2008
Application #:
11355830
Filing Dt:
02/16/2006
Publication #:
Pub Dt:
08/16/2007
Title:
PROGRAMMING METHOD TO REDUCE GATE COUPLING INTERFERENCE FOR NON-VOLATILE MEMORY
16
Patent #:
Issue Dt:
06/09/2009
Application #:
11356335
Filing Dt:
02/16/2006
Publication #:
Pub Dt:
08/16/2007
Title:
LOCALIZED COMPRESSIVE STRAINED SEMICONDUCTOR
17
Patent #:
Issue Dt:
06/01/2010
Application #:
11356910
Filing Dt:
02/17/2006
Publication #:
Pub Dt:
08/23/2007
Title:
REFERENCE CIRCUIT WITH START-UP CONTROL,GENERATOR,DEVICE,SYSTEM AND METHOD INCLUDIND SAME
18
Patent #:
Issue Dt:
12/16/2008
Application #:
11358089
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
08/02/2007
Title:
LOW VOLTAGE DATA PATH AND CURRENT SENSE AMPLIFIER
19
Patent #:
Issue Dt:
08/14/2007
Application #:
11358234
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
06/29/2006
Title:
ISOLATION DEVICE OVER FIELD IN A MEMORY DEVICE
20
Patent #:
Issue Dt:
01/09/2007
Application #:
11358235
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
06/29/2006
Title:
VARIABLE IMPEDENCE OUTPUT BUFFER
21
Patent #:
Issue Dt:
11/16/2010
Application #:
11358265
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
09/06/2007
Title:
DVI LINK WITH CIRCUIT AND METHOD FOR TEST
22
Patent #:
Issue Dt:
10/28/2008
Application #:
11358266
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
08/23/2007
Title:
LOOP FILTERING FOR FAST PLL LOCKING
23
Patent #:
Issue Dt:
03/18/2008
Application #:
11358268
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
06/29/2006
Title:
INTEGRATED CIRCUIT DEVICE HAVING REDUCED BOW AND METHOD FOR MAKING SAME
24
Patent #:
Issue Dt:
10/16/2007
Application #:
11358583
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
06/29/2006
Title:
METHOD AND APPARATUS ON (110) SURFACES OF SILICON STRUCTURES WITH CONDUCTION IN THE <110> DIRECTION
25
Patent #:
Issue Dt:
02/10/2009
Application #:
11358647
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
06/29/2006
Title:
CAPACITOR STRUCTURES WITH OXYNITRIDE LAYER BETWEEN CAPACITOR PLATE AND CAPACITOR DIELECTRIC LAYER
26
Patent #:
Issue Dt:
10/27/2009
Application #:
11358659
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
08/23/2007
Title:
HIGH ASPECT RATIO CONTACTS
27
Patent #:
Issue Dt:
04/01/2008
Application #:
11359001
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
06/29/2006
Title:
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
28
Patent #:
Issue Dt:
08/18/2009
Application #:
11359098
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
08/03/2006
Title:
ATOMIC LAYER DEPOSITION METHODS
29
Patent #:
Issue Dt:
08/05/2008
Application #:
11359104
Filing Dt:
02/22/2006
Publication #:
Pub Dt:
08/23/2007
Title:
MINIMIZING EFFECTS OF PROGRAM DISTURB IN A MEMORY DEVICE
30
Patent #:
Issue Dt:
07/17/2007
Application #:
11359275
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
06/29/2006
Title:
SUPPRESSION OF RINGING ARTIFACTS DURING IMAGE RESIZING
31
Patent #:
Issue Dt:
02/19/2008
Application #:
11359311
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
06/29/2006
Title:
SUPPRESSION OF RINGING ARTIFACTS DURING IMAGE RESIZING
32
Patent #:
Issue Dt:
08/03/2010
Application #:
11359863
Filing Dt:
02/22/2006
Publication #:
Pub Dt:
08/23/2007
Title:
ELECTRONIC DEVICES INCLUDING CONDUCTIVE VIAS HAVING TWO OR MORE CONDUCTIVE ELEMENTS FOR PROVIDING ELECTRICAL COMMUNICATION BETWEEN TRACES IN DIFFERENT PLANES IN A SUBSTRATE, AND ACCOMPANYING METHODS
33
Patent #:
Issue Dt:
02/26/2013
Application #:
11359985
Filing Dt:
02/22/2006
Publication #:
Pub Dt:
08/23/2007
Title:
SEMICONDUCTOR DEVICE ASSEMBLIES INCLUDING FACE-TO-FACE SEMICONDUCTOR DICE AND SYSTEMS INCLUDING SUCH ASSEMBLIES
34
Patent #:
Issue Dt:
12/06/2011
Application #:
11360093
Filing Dt:
02/22/2006
Publication #:
Pub Dt:
08/23/2007
Title:
CONTINUOUS HIGH-FREQUENCY EVENT FILTER
35
Patent #:
NONE
Issue Dt:
Application #:
11360868
Filing Dt:
02/23/2006
Publication #:
Pub Dt:
08/23/2007
Title:
Systems and methods for controlling fluid flow
36
Patent #:
Issue Dt:
06/23/2009
Application #:
11360873
Filing Dt:
02/23/2006
Publication #:
Pub Dt:
08/23/2007
Title:
BIT LINE COUPLING
37
Patent #:
Issue Dt:
09/10/2013
Application #:
11361228
Filing Dt:
02/24/2006
Publication #:
Pub Dt:
08/30/2007
Title:
MOVEABLE LOCKED LINES IN A MULTI-LEVEL CACHE
38
Patent #:
Issue Dt:
04/15/2008
Application #:
11362119
Filing Dt:
02/23/2006
Publication #:
Pub Dt:
03/15/2007
Title:
METHOD OF FORMING CONDUCTIVE METAL SILICIDES BY REACTION OF METAL WITH SILICON
39
Patent #:
Issue Dt:
05/11/2010
Application #:
11362409
Filing Dt:
02/23/2006
Publication #:
Pub Dt:
08/23/2007
Title:
USING POSITIVE DC OFFSET OF BIAS RF TO NEUTRALIZE CHARGE BUILD-UP OF ETCH FEATURES
40
Patent #:
Issue Dt:
05/01/2007
Application #:
11362455
Filing Dt:
02/23/2006
Publication #:
Pub Dt:
09/14/2006
Title:
METHODS OF FORMING SILICON DIOXIDE LAYERS, AND METHODS OF FORMING TRENCH ISOLATION REGIONS
41
Patent #:
Issue Dt:
03/04/2008
Application #:
11363730
Filing Dt:
02/28/2006
Publication #:
Pub Dt:
07/06/2006
Title:
NON-PLANAR FLASH MEMORY ARRAY WITH SHIELDED FLOATING GATES ON SILICON MESAS
42
Patent #:
Issue Dt:
01/29/2008
Application #:
11365036
Filing Dt:
03/01/2006
Publication #:
Pub Dt:
07/06/2006
Title:
PROGRAMMING AND EVALUATING THROUGH PMOS INJECTION
43
Patent #:
Issue Dt:
01/13/2009
Application #:
11366212
Filing Dt:
03/02/2006
Publication #:
Pub Dt:
09/06/2007
Title:
VERTICAL GATED ACCESS TRANSISTOR
44
Patent #:
Issue Dt:
11/30/2010
Application #:
11367020
Filing Dt:
03/02/2006
Publication #:
Pub Dt:
09/06/2007
Title:
MASKING PROCESS FOR SIMULTANEOUSLY PATTERNING SEPARATE REGIONS
45
Patent #:
Issue Dt:
03/18/2008
Application #:
11367707
Filing Dt:
03/02/2006
Publication #:
Pub Dt:
09/21/2006
Title:
MEMORY DEVICE WITH TIME-SHIFTING BASED EMULATION OF REFERENCE CELLS
46
Patent #:
Issue Dt:
03/25/2008
Application #:
11367859
Filing Dt:
03/03/2006
Publication #:
Pub Dt:
07/06/2006
Title:
INTEGRATED DRAM-NVRAM MULTI-LEVEL MEMORY
47
Patent #:
Issue Dt:
05/27/2008
Application #:
11367860
Filing Dt:
03/03/2006
Publication #:
Pub Dt:
07/06/2006
Title:
INTEGRATED DRAM-NVRAM MULTI-LEVEL MEMORY
48
Patent #:
Issue Dt:
12/02/2008
Application #:
11368037
Filing Dt:
03/03/2006
Publication #:
Pub Dt:
07/06/2006
Title:
INTEGRATED DRAM-NVRAM MULTI-LEVEL MEMORY
49
Patent #:
Issue Dt:
11/25/2008
Application #:
11368248
Filing Dt:
03/03/2006
Publication #:
Pub Dt:
07/13/2006
Title:
INTEGRATED DRAM-NVRAM MULTI-LEVEL MEMORY
50
Patent #:
Issue Dt:
06/30/2009
Application #:
11368363
Filing Dt:
03/03/2006
Publication #:
Pub Dt:
09/28/2006
Title:
MEMORY DEVICE WITH A RAMP-LIKE VOLTAGE BIASING STRUCTURE AND REDUCED NUMBER OF REFERENCE CELLS
51
Patent #:
Issue Dt:
04/06/2010
Application #:
11368455
Filing Dt:
03/07/2006
Publication #:
Pub Dt:
07/06/2006
Title:
ELECTRODE STRUCTURES AND METHOD TO FORM ELECTRODE STRUCTURES THAT MINIMIZE ELECTRODE WORK FUNCTION VARIATION
52
Patent #:
Issue Dt:
10/05/2010
Application #:
11368898
Filing Dt:
03/06/2006
Publication #:
Pub Dt:
09/06/2007
Title:
METHOD OF FORMING CONTACTS FOR A MEMORY DEVICE
53
Patent #:
Issue Dt:
05/04/2010
Application #:
11369236
Filing Dt:
03/07/2006
Publication #:
Pub Dt:
09/13/2007
Title:
TRENCH ISOLATION IMPLANTATION
54
Patent #:
Issue Dt:
07/22/2008
Application #:
11369347
Filing Dt:
03/07/2006
Publication #:
Pub Dt:
09/13/2007
Title:
PROGRAMMING A FLASH MEMORY DEVICE
55
Patent #:
Issue Dt:
02/16/2010
Application #:
11369571
Filing Dt:
03/07/2006
Publication #:
Pub Dt:
09/13/2007
Title:
ELONGATED FASTENERS FOR SECURING TOGETHER ELECTRONIC COMPONENTS AND SUBSTRATES, SEMICONDUCTOR DEVICE ASSEMBLIES INCLUDING SUCH FASTENERS, AND ACCOMPANYING SYSTEMS
56
Patent #:
Issue Dt:
02/24/2009
Application #:
11370093
Filing Dt:
03/06/2006
Publication #:
Pub Dt:
09/06/2007
Title:
METHODS OF FORMING SEMICONDUCTOR PACKAGE
57
Patent #:
Issue Dt:
10/12/2010
Application #:
11370124
Filing Dt:
03/07/2006
Publication #:
Pub Dt:
09/13/2007
Title:
ISOLATION REGIONS AND THEIR FORMATION
58
Patent #:
Issue Dt:
06/10/2008
Application #:
11370125
Filing Dt:
03/07/2006
Publication #:
Pub Dt:
08/31/2006
Title:
LOW POWER MEMORY SUBSYSTEM WITH PROGRESSIVE NON-VOLATILITY
59
Patent #:
Issue Dt:
01/20/2015
Application #:
11370269
Filing Dt:
03/07/2006
Publication #:
Pub Dt:
09/13/2007
Title:
SYSTEM AND METHOD FOR SPUTTERING A TENSILE SILICON NITRIDE FILM
60
Patent #:
Issue Dt:
06/09/2009
Application #:
11370676
Filing Dt:
03/07/2006
Publication #:
Pub Dt:
09/13/2007
Title:
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
61
Patent #:
Issue Dt:
10/02/2007
Application #:
11371460
Filing Dt:
03/08/2006
Publication #:
Pub Dt:
08/03/2006
Title:
SYSTEM AND METHOD FOR TESTING DEVICES UTILIZING CAPACITIVELY COUPLED SIGNALING
62
Patent #:
Issue Dt:
07/15/2008
Application #:
11371476
Filing Dt:
03/09/2006
Publication #:
Pub Dt:
08/03/2006
Title:
SCALABLE FLASH/NV STRUCTURES AND DEVICES WITH EXTENDED ENDURANCE
63
Patent #:
Issue Dt:
04/01/2008
Application #:
11371524
Filing Dt:
03/08/2006
Publication #:
Pub Dt:
07/13/2006
Title:
SYSTEM AND METHOD FOR TESTING DEVICES UTILIZING CAPACITIVELY COUPLED SIGNALING
64
Patent #:
Issue Dt:
09/25/2007
Application #:
11371533
Filing Dt:
03/08/2006
Publication #:
Pub Dt:
08/17/2006
Title:
SYSTEM AND METHOD FOR TESTING DEVICES UTILIZING CAPACITIVELY COUPLED SIGNALING
65
Patent #:
Issue Dt:
09/25/2007
Application #:
11371534
Filing Dt:
03/08/2006
Publication #:
Pub Dt:
07/13/2006
Title:
SYSTEM AND METHOD FOR TESTING DEVICES UTILIZING CAPACITIVELY COUPLED SIGNALING
66
Patent #:
Issue Dt:
07/03/2007
Application #:
11371545
Filing Dt:
03/09/2006
Publication #:
Pub Dt:
07/13/2006
Title:
MULTI-STATE NROM DEVICE
67
Patent #:
Issue Dt:
01/06/2009
Application #:
11371766
Filing Dt:
03/09/2006
Publication #:
Pub Dt:
07/13/2006
Title:
METHOD FOR FABRICATING SEMICONDUCTOR COMPONENT WITH THINNED SUBSTRATE HAVING PIN CONTACTS
68
Patent #:
Issue Dt:
05/20/2008
Application #:
11372092
Filing Dt:
03/10/2006
Publication #:
Pub Dt:
09/13/2007
Title:
METHOD OF MAKING AN ISOLATION TRENCH AND RESULTING ISOLATION TRENCH
69
Patent #:
Issue Dt:
05/13/2008
Application #:
11372290
Filing Dt:
03/09/2006
Publication #:
Pub Dt:
07/27/2006
Title:
MULTI-STATE NROM DEVICE
70
Patent #:
Issue Dt:
04/20/2010
Application #:
11373083
Filing Dt:
03/09/2006
Publication #:
Pub Dt:
07/13/2006
Title:
APPARATUS AND METHOD FOR SELECTIVELY CONFIGURING A MEMORY DEVICE USING A BI-STABLE RELAY
71
Patent #:
Issue Dt:
04/06/2010
Application #:
11374000
Filing Dt:
03/14/2006
Publication #:
Pub Dt:
09/20/2007
Title:
ISOLATION TRENCH FILL USING OXIDE LINER AND NITRIDE ETCH BACK TECHNIQUE WITH DUAL TRENCH DEPTH CAPABILITY
72
Patent #:
Issue Dt:
08/12/2008
Application #:
11374851
Filing Dt:
03/14/2006
Publication #:
Pub Dt:
08/03/2006
Title:
SYSTEMS AND METHODS FOR FORMING METAL OXIDES USING ALCOHOLS
73
Patent #:
Issue Dt:
05/26/2009
Application #:
11374867
Filing Dt:
03/14/2006
Publication #:
Pub Dt:
09/20/2007
Title:
EMBEDDED FIBER ACOUSTIC SENSOR FOR CMP PROCESS ENDPOINT
74
Patent #:
Issue Dt:
10/29/2013
Application #:
11375977
Filing Dt:
03/15/2006
Publication #:
Pub Dt:
09/20/2007
Title:
Microelectronic devices and methods for manufacturing microelectronic devices
75
Patent #:
Issue Dt:
03/25/2008
Application #:
11376458
Filing Dt:
03/15/2006
Publication #:
Pub Dt:
09/20/2007
Title:
6F¿ DRAM CELL DESIGN WITH 3F-PITCH FOLDED DIGITLINE SENSE AMPLIFIER
76
Patent #:
Issue Dt:
04/24/2007
Application #:
11376918
Filing Dt:
03/15/2006
Publication #:
Pub Dt:
07/20/2006
Title:
METHODS RELATING TO FORMING INTERCONNECTS
77
Patent #:
Issue Dt:
05/27/2008
Application #:
11377094
Filing Dt:
03/16/2006
Publication #:
Pub Dt:
09/20/2007
Title:
SEMICONDUCTOR CONSTRUCTIONS, AND METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
78
Patent #:
Issue Dt:
10/21/2008
Application #:
11377158
Filing Dt:
03/16/2006
Publication #:
Pub Dt:
09/20/2007
Title:
STACKED NON-VOLATILE MEMORY WITH SILICON CARBIDE-BASED AMORPHOUS SILICON THIN FILM TRANSISTORS
79
Patent #:
Issue Dt:
01/29/2008
Application #:
11377574
Filing Dt:
03/17/2006
Publication #:
Pub Dt:
10/05/2006
Title:
SEMICONDUCTOR DEVICE
80
Patent #:
Issue Dt:
05/25/2010
Application #:
11377664
Filing Dt:
03/17/2006
Publication #:
Pub Dt:
09/27/2007
Title:
REDUCED POWER CONSUMPTION PHASE CHANGE MEMORY AND METHODS FOR FORMING THE SAME
81
Patent #:
Issue Dt:
10/23/2007
Application #:
11377683
Filing Dt:
03/17/2006
Publication #:
Pub Dt:
08/24/2006
Title:
OFFSET COMPENSATED SENSING FOR MAGNETIC RANDOM ACCESS MEMORY
82
Patent #:
Issue Dt:
09/18/2007
Application #:
11377988
Filing Dt:
03/17/2006
Publication #:
Pub Dt:
07/20/2006
Title:
METHOD AND SYSTEM FOR CONTROLLING REFRESH TO AVOID MEMORY CELL DATA LOSSES
83
Patent #:
Issue Dt:
11/20/2007
Application #:
11378666
Filing Dt:
03/17/2006
Publication #:
Pub Dt:
07/20/2006
Title:
METHOD AND APPARATUS FOR IRRADIATING A MICROLITHOGRAPHIC SUBSTRATE
84
Patent #:
Issue Dt:
10/02/2007
Application #:
11378777
Filing Dt:
03/17/2006
Publication #:
Pub Dt:
07/13/2006
Title:
METHOD AND SYSTEM FOR CONTROLLING REFRESH TO AVOID MEMORY CELL DATA LOSSES
85
Patent #:
Issue Dt:
12/30/2008
Application #:
11378825
Filing Dt:
03/17/2006
Publication #:
Pub Dt:
07/20/2006
Title:
METHOD OF DEPOSITING A SILICON DIOXIDE-COMPRISING LAYER IN THE FABRICATION OF INTEGRATED CIRCUITRY, METHODS OF FORMING TRENCH ISOLATION IN THE FABRICATION OF INTEGRATED CIRCUITRY, METHODS OF DEPOSITING SILICON DIOXIDE-COMPRISING LAYERS IN THE FABRICATION OF INTEGR
86
Patent #:
Issue Dt:
10/09/2007
Application #:
11378898
Filing Dt:
03/17/2006
Publication #:
Pub Dt:
07/20/2006
Title:
METHOD AND SYSTEM FOR CONTROLLING REFRESH TO AVOID MEMORY CELL DATA LOSSES
87
Patent #:
Issue Dt:
11/06/2007
Application #:
11379194
Filing Dt:
04/18/2006
Publication #:
Pub Dt:
08/31/2006
Title:
MULTI-BANK MEMORY
88
Patent #:
Issue Dt:
01/05/2010
Application #:
11379441
Filing Dt:
04/20/2006
Publication #:
Pub Dt:
09/07/2006
Title:
MULTI-RESISTIVE INTEGRATED CIRCUIT MEMORY
89
Patent #:
Issue Dt:
08/28/2007
Application #:
11379455
Filing Dt:
04/20/2006
Publication #:
Pub Dt:
09/14/2006
Title:
METHOD FOR READING FLASH MEMORY CELL, NAND-TYPE FLASH MEMORY APPARATUS, AND NOR-TYPE FLASH MEMORY APPARATUS
90
Patent #:
Issue Dt:
10/09/2007
Application #:
11379456
Filing Dt:
04/20/2006
Publication #:
Pub Dt:
08/10/2006
Title:
METHOD FOR READING FLASH MEMORY CELL, NAND-TYPE FLASH MEMORY APPARATUS, AND NOR-TYPE FLASH MEMORY APPARATUS
91
Patent #:
Issue Dt:
03/24/2009
Application #:
11380599
Filing Dt:
04/27/2006
Publication #:
Pub Dt:
09/07/2006
Title:
ATOMIC LAYER DEPOSITION OF METAL OXIDE AND/OR LOW ASYMMETRICAL TUNNEL BARRIER INTERPOLY INSULATORS
92
Patent #:
Issue Dt:
06/15/2010
Application #:
11380622
Filing Dt:
04/27/2006
Publication #:
Pub Dt:
08/31/2006
Title:
SMALL GRAIN SIZE, CONFORMAL ALUMINUM INTERCONNECTS AND METHOD FOR THEIR FORMATION
93
Patent #:
Issue Dt:
05/17/2011
Application #:
11381279
Filing Dt:
05/02/2006
Publication #:
Pub Dt:
08/24/2006
Title:
TRENCH INTERCONNECT STRUCTURE AND FORMATION METHOD
94
Patent #:
Issue Dt:
01/22/2008
Application #:
11381426
Filing Dt:
05/03/2006
Publication #:
Pub Dt:
11/09/2006
Title:
RAMP GENERATOR AND RELATIVE ROW DECODER FOR FLASH MEMORY DEVICE
95
Patent #:
Issue Dt:
07/08/2008
Application #:
11381650
Filing Dt:
05/04/2006
Publication #:
Pub Dt:
09/14/2006
Title:
PRE-EMPHASIS FOR STROBE SIGNALS IN MEMORY DEVICE
96
Patent #:
Issue Dt:
08/18/2009
Application #:
11381658
Filing Dt:
05/04/2006
Publication #:
Pub Dt:
08/31/2006
Title:
CACHING OF DYNAMIC ARRAYS
97
Patent #:
Issue Dt:
12/29/2009
Application #:
11382347
Filing Dt:
05/09/2006
Publication #:
Pub Dt:
11/30/2006
Title:
MEMORY MODULE WITH IMPROVED MECHANICAL STRENGTH OF CHIPS
98
Patent #:
Issue Dt:
09/25/2007
Application #:
11382641
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
09/07/2006
Title:
MEMORY DEVICE HAVING TERMINALS FOR TRANSFERRING MULTIPLE TYPES OF DATA
99
Patent #:
Issue Dt:
08/26/2008
Application #:
11382649
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
09/07/2006
Title:
MEMORY DEVICE HAVING TERMINALS FOR TRANSFERRING MULTIPLE TYPES OF DATA
100
Patent #:
Issue Dt:
11/06/2007
Application #:
11382658
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
11/15/2007
Title:
INDEPENDENT POLLING FOR MULTI-PAGE PROGRAMMING
Assignors
1
Exec Dt:
07/03/2018
2
Exec Dt:
07/03/2018
Assignee
1
10 S. DEARBORN
7TH FLOOR
CHICAGO, ILLINOIS 60603
Correspondence name and address
MARCELA ROBLEDO
2475 HANOVER STREET
PALO ALTO, CA 94304

Search Results as of: 05/15/2024 05:02 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT