|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11831296
|
Filing Dt:
|
07/31/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
METHODS OF FABRICATING DUAL FIN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11831420
|
Filing Dt:
|
07/31/2007
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
CASCODE I/O DRIVER WITH IMPROVED ESD OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11832513
|
Filing Dt:
|
08/01/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR IMPROVED READ OPERATION IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11832742
|
Filing Dt:
|
08/02/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
MICROFEATURE WORKPIECES AND METHODS FOR FORMING INTERCONNECTS IN MICROFEATURE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
11833386
|
Filing Dt:
|
08/03/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES INCLUDING TIGHT PITCH CONTACTS AND METHODS TO FORM SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11833400
|
Filing Dt:
|
08/03/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE AND METHOD OF HANDLING A DATUM READ FROM A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
11834258
|
Filing Dt:
|
08/06/2007
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
METHODS FOR SUBSTANTIALLY EQUALIZING RATES AT WHICH MATERIAL IS REMOVED OVER AN AREA OF A STRUCTURE OR FILM THAT INCLUDES RECESSES OR CREVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11834367
|
Filing Dt:
|
08/06/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
PSEUDO SOI SUBSTRATE AND ASSOCIATED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11834765
|
Filing Dt:
|
08/07/2007
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
PACKAGED INTEGRATED CIRCUIT DEVICES WITH THROUGH-BODY CONDUCTIVE VIAS, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11835039
|
Filing Dt:
|
08/07/2007
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
POWER MANAGEMENT OF NON-VOLATILE MEMORY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11835709
|
Filing Dt:
|
08/08/2007
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
MEMORY DEVICE WITH HIGH DIELECTRIC CONSTANT GATE DIELECTRICS AND METAL FLOATING GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11837149
|
Filing Dt:
|
08/10/2007
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
METHODS OF PROGRAMMING MEMORY CELLS USING MANIPULATION OF OXYGEN VACANCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11838070
|
Filing Dt:
|
08/13/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
METHODS OF FORMING A PLURALITY OF CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
11839377
|
Filing Dt:
|
08/15/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR LENS ALIGNMENT FOR OPTICALLY SENSITIVE DEVICES AND SYSTEMS IMPLEMENTING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
11839628
|
Filing Dt:
|
08/16/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
SELECTIVE WET ETCHING OF HAFNIUM ALUMINUM OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11839900
|
Filing Dt:
|
08/16/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
TEMPERATURE SENSOR CIRCUIT, DEVICE, SYSTEM, AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11840074
|
Filing Dt:
|
08/16/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
COMMAND INTERFACE SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
11840120
|
Filing Dt:
|
08/16/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
METHODS OF FORMING THROUGH SUBSTRATE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
11840485
|
Filing Dt:
|
08/17/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
METHOD OF FORMING COMPLEX OXIDE NANODOTS FOR A CHARGE TRAP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11840815
|
Filing Dt:
|
08/17/2007
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
MULTIPLE DIE STACK APPARATUS EMPLOYING T-SHAPED INTERPOSER ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
11841351
|
Filing Dt:
|
08/20/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
COMPUTER SYSTEMS HAVING AN INTERPOSER INCLUDING A FLEXIBLE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
11841406
|
Filing Dt:
|
08/20/2007
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
MULTI-PROCESSOR SYSTEM HAVING AT LEAST ONE PROCESSOR THAT COMPRISES A DYNAMICALLY RECONFIGURABLE INSTRUCTION SET
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11842531
|
Filing Dt:
|
08/21/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
BITLINE EXCLUSION IN VERIFICATION OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11842662
|
Filing Dt:
|
08/21/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND REFRESH CONTROL METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11842817
|
Filing Dt:
|
08/21/2007
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
SYSTEM, APPARATUS, AND METHOD FOR MEMORY BUILT-IN SELF TESTING USING MICROCODE SEQUENCERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11843371
|
Filing Dt:
|
08/22/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
DELAY LINE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11843466
|
Filing Dt:
|
08/22/2007
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
ERROR SCANNING IN FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11844390
|
Filing Dt:
|
08/24/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE HAVING A POLYMETAL GATE ELECTRODE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11844470
|
Filing Dt:
|
08/24/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
VOLTAGE REGULATOR OR NON-VOLATILE MEMORIES IMPLEMENTED WITH LOW-VOLTAGE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11844480
|
Filing Dt:
|
08/24/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHOD FOR COMPACTING THE ERASED THRESHOLD VOLTAGE DISTRIBUTION OF FLASH MEMORY DEVICES DURING WRITING OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11845120
|
Filing Dt:
|
08/27/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURE METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11845605
|
Filing Dt:
|
08/27/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11846041
|
Filing Dt:
|
08/28/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
TRENCH INSULATION STRUCTURES INCLUDING AN OXIDE LINER AND OXIDATION BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
11846371
|
Filing Dt:
|
08/28/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
ENHANCED PERFORMANCE MEMORY SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11846404
|
Filing Dt:
|
08/28/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
11846427
|
Filing Dt:
|
08/28/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
LINER FOR SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
11846460
|
Filing Dt:
|
08/28/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
REDISTRIBUTION STRUCTURES FOR MICROFEATURE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
11846928
|
Filing Dt:
|
08/29/2007
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
PACKAGED SEMICONDUCTOR ASSEMBLIES AND METHODS FOR MANUFACTURING SUCH ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11847113
|
Filing Dt:
|
08/29/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
MEMORY DEVICE INTERFACE METHODS, APPARATUS, AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
11847169
|
Filing Dt:
|
08/29/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
COMPILER FOR GENERATING AN EXECUTABLE COMPRISING INSTRUCTIONS FOR A PLURALITY OF DIFFERENT INSTRUCTION SETS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11847183
|
Filing Dt:
|
08/29/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
THICKENED SIDEWALL DIELECTRIC FOR MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
11847543
|
Filing Dt:
|
08/30/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
JITTERY SIGNAL GENERATION WITH DISCRETE-TIME FILTERING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11847559
|
Filing Dt:
|
08/30/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
POWER SAVING SENSING SCHEME FOR SOLID STATE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11847575
|
Filing Dt:
|
08/30/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
COMBINED PARALLEL/SERIAL STATUS REGISTER READ
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11847841
|
Filing Dt:
|
08/30/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING OSCILLATION IN SYNCHRONOUS CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11847908
|
Filing Dt:
|
08/30/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR DIGITAL PHASE GENERATION FOR HIGH FREQUENCY CLOCK APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11848511
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
HIGH VOLTAGE SWITCHING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11848726
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
METHOD OF FORMING A CARBON-CONTAINING MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11848767
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR AMPLIFYING A REGULATED DIFFERENTIAL SIGNAL TO A HIGHER VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11848893
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
MRAM LAYER HAVING DOMAIN WALL TRAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11849043
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
TECHNIQUE TO IMPROVE THE GAIN AND SIGNAL TO NOISE RATIO IN CMOS SWITCHED CAPACITOR AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11849379
|
Filing Dt:
|
09/04/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11849522
|
Filing Dt:
|
09/04/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF PRODUCING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11849813
|
Filing Dt:
|
09/04/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
METHODS OF FORMING INTEGRATED CIRCUITRY, METHODS OF FORMING MEMORY CIRCUITRY, AND METHODS OF FORMING FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
11851245
|
Filing Dt:
|
09/06/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
Methods For Treating Surfaces, and Methods For Removing One Or More Materials from Surfaces
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11851439
|
Filing Dt:
|
09/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
MEMORY CONTROLLER SELF-CALIBRATION FOR REMOVING SYSTEMIC INFLUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11851484
|
Filing Dt:
|
09/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS, AND METHODS OF FORMING FLASH MEMORY STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11851649
|
Filing Dt:
|
09/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
ANALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG CONVERSION WINDOW ADJUSTMENT BASED ON REFERENCE CELLS IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
11851787
|
Filing Dt:
|
09/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
IMAGER DIE PACKAGE AND METHODS OF PACKAGING AN IMAGER DIE ON A TEMPORARY CARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11851993
|
Filing Dt:
|
09/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
FIN FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11852937
|
Filing Dt:
|
09/10/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
SERIAL MEMORY COMPRISING MEANS FOR PROTECTING AN EXTENDED MEMORY ARRAY DURING A WRITE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11853460
|
Filing Dt:
|
09/11/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
STORING OPERATIONAL INFORMATION IN AN ARRAY OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
11853578
|
Filing Dt:
|
09/11/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
REDUCING NOISE IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11854225
|
Filing Dt:
|
09/12/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
11854432
|
Filing Dt:
|
09/12/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
DISPATCH MECHANISM FOR DISPATCHING INSTRUCTIONS FROM A HOST PROCESSOR TO A CO-PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11854933
|
Filing Dt:
|
09/13/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
SIGNAL TRANSFER APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11854973
|
Filing Dt:
|
09/13/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
OFF-CHIP DRIVER APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11856352
|
Filing Dt:
|
09/17/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
DYNAMICALLY ADJUSTING OPERATION OF A CIRCUIT WITHIN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11856556
|
Filing Dt:
|
09/17/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
PREVENTION OF PHOTORESIST SCUMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11856624
|
Filing Dt:
|
09/17/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
SYSTEM, APPARATUS, AND METHOD TO INCREASE READ AND WRITE STABILITY OF SCALED SRAM MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11857286
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11857325
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
USE OF NON-VOLATILE MEMORY TO PERFORM ROLLBACK FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
11857682
|
Filing Dt:
|
09/19/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
BURIED LOW-RESISTANCE METAL WORD LINES FOR CROSS-POINT VARIABLE-RESISTANCE MATERIAL MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11857707
|
Filing Dt:
|
09/19/2007
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
PHASE CHANGE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
11857943
|
Filing Dt:
|
09/19/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
METHODS OF FORMING CHARGE-TRAPPING REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11858419
|
Filing Dt:
|
09/20/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
OPTIMIZED OPTICAL LITHOGRAPHY ILLUMINATION SOURCE FOR USE DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11858727
|
Filing Dt:
|
09/20/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
PERIODIC SIGNAL DELAY APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11859776
|
Filing Dt:
|
09/23/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
STACKED SEMICONDUCTOR COMPONENTS WITH THROUGH WIRE INTERCONNECTS (TWI)
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11860691
|
Filing Dt:
|
09/25/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR DIGITAL PHASE GENERATION AT HIGH FREQUENCIES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11861094
|
Filing Dt:
|
09/25/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
SEMICONDUCTOR DIES WITH RECESSES, ASSOCIATED LEADFRAMES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11861665
|
Filing Dt:
|
09/26/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
SPUTTERING-LESS ULTRA-LOW ENERGY ION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11861959
|
Filing Dt:
|
09/26/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
MULTI-BANK MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11862387
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
BACK GATED SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11862684
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
DEVICES, SYSTEMS, AND METHODS FOR INDEPENDENT OUTPUT DRIVE STRENGTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11862744
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH COPPER WIREBOND SITES AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11862831
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
TEMPERATURE SENSOR, DEVICE AND SYSTEM INCLUDING SAME, AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11862933
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR PROCESSING SIGNALS IN HIGH SPEED DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
11863425
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
MICROELECTRONIC DIE PACKAGES WITH METAL LEADS, INCLUDING METAL LEADS FOR STACKED DIE PACKAGES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
11863535
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A TRANSISTOR GATE HAVING MULTIPLE VERTICALLY ORIENTED SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11863579
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
PARTITIONED THROUGH-LAYER VIA AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
11866264
|
Filing Dt:
|
10/02/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING TEMPERATURE-COMPENSATED READ AND VERIFY OPERATIONS IN FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11866813
|
Filing Dt:
|
10/03/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
EQUALIZER CIRCUITRY FOR MITIGATING PRE-CURSOR AND POST-CURSOR INTERSYMBOL INTERFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11867396
|
Filing Dt:
|
10/04/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
ANTIFUSE CIRCUIT WITH WELL BIAS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11867733
|
Filing Dt:
|
10/05/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11868042
|
Filing Dt:
|
10/05/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
REDUCING EFFECTS OF PROGRAM DISTURB IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
11868331
|
Filing Dt:
|
10/05/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
Methods of Processing Substrates and Methods of Forming Conductive Connections to Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11868899
|
Filing Dt:
|
10/08/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE VIAS AND METHODS OF FORMING MULTICHIP MODULES INCLUDING SUCH CONDUCTIVE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
11869407
|
Filing Dt:
|
10/09/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
CHEMISTRY AND COMPOSITIONS FOR MANUFACTURING INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11869868
|
Filing Dt:
|
10/10/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
NON-EQUAL THRESHOLD VOLTAGE RANGES IN MLC NAND
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11870128
|
Filing Dt:
|
10/10/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
MEMORY CELL STORAGE NODE LENGTH
|
|