|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11871339
|
Filing Dt:
|
10/12/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
MEMORY CELLS, ELECTRONIC SYSTEMS, METHODS OF FORMING MEMORY CELLS, AND METHODS OF PROGRAMMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
11871340
|
Filing Dt:
|
10/12/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
STACKED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING STACKED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11872055
|
Filing Dt:
|
10/15/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
PROCESS FOR FORMING RESIST PATTERN, AND RESIST COATING AND DEVELOPING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11872227
|
Filing Dt:
|
10/15/2007
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
ELECTRO- AND ELECTROLESS PLATING OF METAL IN THE MANUFACTURE OF PCRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11872489
|
Filing Dt:
|
10/15/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
METHOD OF FABRICATING A STACKED DIE HAVING A RECESS IN A DIE BGA PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11872607
|
Filing Dt:
|
10/15/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
INTERCONNECT STRUCTURES WITH BOND-PADS AND METHODS OF FORMING BUMP SITES ON BOND-PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11872794
|
Filing Dt:
|
10/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11873118
|
Filing Dt:
|
10/16/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
RECONFIGURABLE CONNECTIONS FOR STACKED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
11873805
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
BOOT BLOCK FEATURES IN SYNCHRONOUS SERIAL INTERFACE NAND
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
11873816
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
SERIAL INTERFACE NAND
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
11873826
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR SETTING ACCESS AND MODIFICATION FOR SYNCHRONOUS SERIAL INTERFACE NAND
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
11873833
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR DATA READ OF A SYNCHRONOUS SERIAL INTERFACE NAND
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
11873894
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
MEMORY DEVICE PROGRAM WINDOW ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11874609
|
Filing Dt:
|
10/18/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
POWER ON RESET CIRCUITRY IN ELECTRONIC SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11876406
|
Filing Dt:
|
10/22/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
MEMORY CELL OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11876477
|
Filing Dt:
|
10/22/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
APPARATUS AND METHOD FOR REPAIRING A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11877868
|
Filing Dt:
|
10/24/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHODS, DEVICES, AND SYSTEMS FOR A HIGH VOLTAGE TOLERANT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11878209
|
Filing Dt:
|
07/23/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A PSEUDO POWER SUPPLY WIRING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
11878294
|
Filing Dt:
|
07/23/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A GERMANIUM SILICIDE FILM ON A SELECTIVE EPITAXIAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11879396
|
Filing Dt:
|
07/17/2007
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
TECHNIQUES FOR REDUCING LEAKAGE CURRENT IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
11879877
|
Filing Dt:
|
07/19/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
REFRESH OF NON-VOLATILE MEMORY CELLS BASED ON FATIGUE CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11879907
|
Filing Dt:
|
07/19/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
ANALOG SENSING OF MEMORY CELLS IN A SOLID STATE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
11880293
|
Filing Dt:
|
07/19/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
SYSTEMS, METHODS AND DEVICES FOR LIMITING CURRENT CONSUMPTION UPON POWER-UP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11880961
|
Filing Dt:
|
07/24/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
MEMORY HUB TESTER INTERFACE AND METHOD FOR USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11881219
|
Filing Dt:
|
07/26/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
PROGRAMMING BASED ON CONTROLLER PERFORMANCE REQUIREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11881262
|
Filing Dt:
|
07/26/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
METHODS OF REDUCING DATA DEPENDENT NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11881335
|
Filing Dt:
|
07/25/2007
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR OPEN-LOOP SYNTHESIS OF OUTPUT CLOCK SIGNALS HAVING A SELECTED PHASE RELATIVE TO AN INPUT CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11881343
|
Filing Dt:
|
07/25/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
DYNAMIC VOLUME MANAGEMENT FOR FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11881423
|
Filing Dt:
|
07/27/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
CELL DETERIORATION WARNING APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11881469
|
Filing Dt:
|
07/27/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE HAVING BACKSIDE REDISTRIBUTION LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11881472
|
Filing Dt:
|
07/26/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
OUTPUT BUFFER AND METHOD HAVING A SUPPLY VOLTAGE INSENSITIVE SLEW RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
11881505
|
Filing Dt:
|
07/27/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
SUPPLY VOLTAGE DISTRIBUTION SYSTEM WITH REDUCED RESISTANCE FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11882827
|
Filing Dt:
|
08/06/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11882991
|
Filing Dt:
|
08/08/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHOD OF PRODUCING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11885824
|
Filing Dt:
|
09/06/2007
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
VOLTAGE PROTECTION CIRCUIT FOR THIN OXIDE TRANSISTORS, AND MEMORY DEVICE AND PROCESSOR-BASED SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
11888829
|
Filing Dt:
|
08/02/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
VOLTAGE TRIMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11888954
|
Filing Dt:
|
08/03/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
NANOCRYSTAL WRITE ONCE READ ONLY MEMORY FOR ARCHIVAL STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
11889214
|
Filing Dt:
|
08/09/2007
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
METHODS, SYSTEMS AND APPARATUSES FOR PIXEL VALUE CORRECTION USING MULTIPLE VERTICAL AND/OR HORIZONTAL CORRECTION CURVES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
11890507
|
Filing Dt:
|
08/07/2007
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
IMAGER METHODS, APPARATUSES, AND SYSTEMS PROVIDING A SKIP MODE WITH A WIDE DYNAMIC RANGE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11891078
|
Filing Dt:
|
08/09/2007
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
ZERO POWER START-UP CIRCUIT FOR SELF-BIAS CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11891506
|
Filing Dt:
|
08/10/2007
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR REDUCING PIN-COUNT OF MEMORY DEVICES, AND MEMORY DEVICE TESTERS FOR SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11891575
|
Filing Dt:
|
08/10/2007
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11891949
|
Filing Dt:
|
08/14/2007
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
ON-CHIP TEMPERATURE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11892003
|
Filing Dt:
|
08/17/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
RESISTANCE VARIABLE MEMORY DEVICE WITH SPUTTERED METAL-CHALCOGENIDE REGION AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11892380
|
Filing Dt:
|
08/22/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
ULTRASHALLOW PHOTODIODE USING INDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11893035
|
Filing Dt:
|
08/14/2007
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
TEMPERATURE COMPENSATION OF MEMORY SIGNALS USING DIGITAL SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
11893590
|
Filing Dt:
|
08/15/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
MEMORY DEVICE AND METHOD HAVING ON-BOARD ADDRESS PROTECTION SYSTEM FOR FACILITATING INTERFACE WITH MULTIPLE PROCESSORS, AND COMPUTER SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11893593
|
Filing Dt:
|
08/15/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
MEMORY DEVICE AND METHOD HAVING ON-BOARD PROCESSING LOGIC FOR FACILITATING INTERFACE WITH MULTIPLE PROCESSORS, AND COMPUTER SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11893604
|
Filing Dt:
|
08/15/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
MEMORY DEVICE AND METHOD WITH ON-BOARD CACHE SYSTEM FOR FACILITATING INTERFACE WITH MULTIPLE PROCESSORS, AND COMPUTER SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11894308
|
Filing Dt:
|
08/21/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
BALLISTIC DIRECT INJECTION NROM CELL ON STRAINED SILICON STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11894377
|
Filing Dt:
|
08/21/2007
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
CHARGE LOSS COMPENSATION METHODS AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
11895072
|
Filing Dt:
|
08/22/2007
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
Column redundancy system for a memory array
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11895155
|
Filing Dt:
|
08/23/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
SOURCE LINES FOR NAND MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
11895156
|
Filing Dt:
|
08/23/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
USING CHIP SELECT TO SPECIFY BOOT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11895185
|
Filing Dt:
|
08/23/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
RUNTIME FLASH DEVICE DETECTION AND CONFIGURATION FOR FLASH DATA MANAGEMENT SOFTWARE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11895419
|
Filing Dt:
|
08/24/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
BIAS GENERATOR WITH FEEDBACK CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
11895505
|
Filing Dt:
|
08/23/2007
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
SYSTEMS, METHODS AND DEVICES FOR A MEMORY HAVING A BURIED SELECT LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11895894
|
Filing Dt:
|
08/27/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR TERMINATING WRITE COMMANDS IN A HUB-BASED MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11896050
|
Filing Dt:
|
08/29/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING FIN FIELD EFFECT TRANSISTOR AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11897244
|
Filing Dt:
|
08/29/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
CIRCUIT AND METHOD FOR STABLE FUSE DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11897593
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
ZWITTERIONIC BLOCK COPOLYMERS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11897889
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
MOS LINEAR REGION IMPEDANCE CURVATURE CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11898551
|
Filing Dt:
|
09/13/2007
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE, METHOD FOR MEASURING CHARACTERISTICS OF ELEMENT TO BE MEASURED, AND CHARACTERISTIC MANAGEMENT SYSTEM OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11898890
|
Filing Dt:
|
09/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
OFFSET COMPENSATED SENSING FOR MAGNETIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11899643
|
Filing Dt:
|
09/06/2007
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR CONTROLLING REFRESH TO AVOID MEMORY CELL DATA LOSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11899738
|
Filing Dt:
|
09/06/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
MEMORY DEVICE COMMAND DECODING SYSTEM AND MEMORY DEVICE AND PROCESSOR-BASED SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11900273
|
Filing Dt:
|
09/11/2007
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
LOW VOLTAGE CMOS DIFFERENTIAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11900443
|
Filing Dt:
|
09/12/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
PROGRAMMING METHOD FOR NAND EEPROM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11900451
|
Filing Dt:
|
09/11/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
MEASURE CONTROL DELAY AND METHOD HAVING LATCHING CIRCUIT INTEGRAL WITH DELAY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11900595
|
Filing Dt:
|
09/12/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
BAND-ENGINEERED MULTI-GATED NON-VOLATILE MEMORY DEVICE WITH ENHANCED ATTRIBUTES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11900812
|
Filing Dt:
|
09/13/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
TIME DELAY OSCILLATOR FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11901053
|
Filing Dt:
|
09/14/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR CAPTURING DATA SIGNALS USING A DATA STROBE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11901719
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
REMOVABLE MEMORY MEDIA WITH INTEGRAL INDICATOR LIGHT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11902167
|
Filing Dt:
|
09/19/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A TRENCH WITH A CURVED SURFACE PORTION AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11904182
|
Filing Dt:
|
09/26/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
LANTHANIDE DIELECTRIC WITH CONTROLLED INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11905752
|
Filing Dt:
|
10/03/2007
|
Title:
|
MULTI-ELEMENT RESISTIVE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11905823
|
Filing Dt:
|
10/04/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
METHOD AND APPARATUS PROCESSING VARIABLE RESISTANCE MEMORY CELL WRITE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11906036
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
BIPOLAR READING TECHNIQUE FOR A MEMORY CELL HAVING AN ELECTRICALLY FLOATING BODY TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11923062
|
Filing Dt:
|
10/24/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A CAPACITANCE ELEMENT AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
11923290
|
Filing Dt:
|
10/24/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
MICROELECTRONIC DIE PACKAGES WITH LEADFRAMES, INCLUDING LEADFRAME-BASED INTERPOSER FOR STACKED DIE PACKAGES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11923832
|
Filing Dt:
|
10/25/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
THIN FLIP-CHIP METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11924103
|
Filing Dt:
|
10/25/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
MEMORY CELL HEIGHTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11924793
|
Filing Dt:
|
10/26/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
MULTILEVEL MEMORY CELL OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11924801
|
Filing Dt:
|
10/26/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
NON-VOLATILE SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
11925573
|
Filing Dt:
|
10/26/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
FLOATING BODY FIELD-EFFECT TRANSISTORS, AND METHODS OF FORMING FLOATING BODY FIELD-EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
11926324
|
Filing Dt:
|
10/29/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHODS, SYSTEMS, AND DEVICES FOR MANAGEMENT OF A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
11926619
|
Filing Dt:
|
10/29/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHODS FOR FABRICATING SUB-RESOLUTION ALIGNMENT MARKS ON SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
11926682
|
Filing Dt:
|
10/29/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
TECHNIQUES FOR GENERATING AND SIMULATING A SIMULATABLE VECTOR HAVING AMPLITUDE NOISE AND/OR TIMING JITTER ADDED THERETO
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
11926713
|
Filing Dt:
|
10/29/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
MEMORY CELL PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
11926791
|
Filing Dt:
|
10/29/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHOD AND SYSTEM OF PERFORMING THREE-DIMENSIONAL IMAGING USING AN ELECTRON MICROSCOPE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11928640
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
OPERATING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
11930524
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR TRAINING THE REFERENCE VOLTAGE LEVEL AND DATA SAMPLE TIMING IN A RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
11931763
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
SENSING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11932096
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
MEMORY CELL PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11932209
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
THRESHOLD VOLTAGE ADJUSTMENT FOR LONG-CHANNEL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11932287
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
FRACTIONAL BITS IN MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
11932512
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
LOW LEAKAGE MIM CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11932677
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
LOW LEAKAGE MIM CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11933051
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
MEMORY ARRAY BURIED DIGIT LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11933664
|
Filing Dt:
|
11/01/2007
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
SPACER PROCESS FOR ON PITCH CONTACTS AND RELATED STRUCTURES
|
|