Total properties:
1049
Page
1
of
11
Pages:
1 2 3 4 5 6 7 8 9 10 11
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09050289
|
Filing Dt:
|
03/30/1998
|
Title:
|
MULTI-CHANNEL ARCHITECTURE WITH CHANNEL INDEPENDENT CLOCK SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09050505
|
Filing Dt:
|
03/30/1998
|
Title:
|
PERMANENT FAILURE MONITORING IN COMPLEX SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09079985
|
Filing Dt:
|
05/15/1998
|
Title:
|
ONLINE DOCUMENTATION AND HELP SYSTEM FOR COMPUTER-BASED SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09093485
|
Filing Dt:
|
06/08/1998
|
Title:
|
COMPRESSIBLE ELASTOMERIC CONTACT AND MECHANICAL ASSEMBLY THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2002
|
Application #:
|
09137439
|
Filing Dt:
|
08/20/1998
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
MEMORY LATENCY COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09140427
|
Filing Dt:
|
08/26/1998
|
Title:
|
OPTIMIZED MEMORY ORGANIZATION IN A MULTI-CHANNEL ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09175716
|
Filing Dt:
|
10/20/1998
|
Title:
|
LASER REPAIR APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09176405
|
Filing Dt:
|
10/20/1998
|
Title:
|
LASER MACHINING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09183644
|
Filing Dt:
|
10/30/1998
|
Title:
|
EVALUATION SYSTEM AND METHOD FOR AD CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09185184
|
Filing Dt:
|
11/03/1998
|
Title:
|
FAILURE ANALYSIS MEMORY FOR SEMICONDUCTOR MEMORY TESTING DEVICES AND ITS STORAGE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09193523
|
Filing Dt:
|
11/17/1998
|
Title:
|
METHOD FOR CALIBRATING VARIABLE DELAY CIRCUIT AND A VARIABLE DELAY CIRCUIT USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09200909
|
Filing Dt:
|
11/27/1998
|
Title:
|
MAINTENANCE FREE TEST SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09201299
|
Filing Dt:
|
11/30/1998
|
Title:
|
METHOD FOR PRODUCING CONTACT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09240457
|
Filing Dt:
|
01/29/1999
|
Title:
|
PACKAGING AND INTERCONNECTION OF CONTACT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09246458
|
Filing Dt:
|
02/08/1999
|
Title:
|
APPARATUS FOR AND METHOD OF MEASURING A JITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09251096
|
Filing Dt:
|
02/16/1999
|
Title:
|
APPARATUS FOR AND METHOD OF DETECTING A DELAY FAULT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09259401
|
Filing Dt:
|
02/26/1999
|
Title:
|
DELTA TIME EVENT BASED TEST SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09268238
|
Filing Dt:
|
03/15/1999
|
Title:
|
EDITING APPARATUS AND GENERATING METHOD FOR PHYSICAL CONVERSION DEFINITION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09272832
|
Filing Dt:
|
03/19/1999
|
Title:
|
"IC TESTING APPARATUS" BY TAKESHI ONISHI
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09277529
|
Filing Dt:
|
03/26/1999
|
Title:
|
APPARATUS FOR STORING CUSTOMER TRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09286358
|
Filing Dt:
|
04/05/1999
|
Title:
|
SKEW ADJUSTING METHOD IN IC TESTING APPARATUS AND PSEUDO DEVICE FOR USE IN THE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09309306
|
Filing Dt:
|
05/11/1999
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
TRAY TRANSFER ARM, ELECTRONIC COMPONENT TESTING APPARATUS AND TRAY TRANSFER METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09312355
|
Filing Dt:
|
05/14/1999
|
Title:
|
SEMICONDUCTOR TEST SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09314887
|
Filing Dt:
|
05/19/1999
|
Title:
|
SEMICONDUCTOR DEVICE TESTING APPARATUS AND ITS CALIBRATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09315798
|
Filing Dt:
|
05/21/1999
|
Title:
|
VOLTAGE PROTECTION CIRCUIT FOR SEMICONDUCTOR TEST SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09330151
|
Filing Dt:
|
06/11/1999
|
Title:
|
IC PICKUP, IC CARRIER AND IC TESTING APPARATUS USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09335398
|
Filing Dt:
|
06/17/1999
|
Title:
|
ELECTRON GUN USED IN AN ELECTRON BEAM EXPOSURE APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09338234
|
Filing Dt:
|
06/22/1999
|
Title:
|
CLOCK SIGNAL EXTRACTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09339062
|
Filing Dt:
|
06/23/1999
|
Title:
|
DEVICE TESTING APPARATUS AND TEST METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09344851
|
Filing Dt:
|
06/28/1999
|
Title:
|
METHOD OF PRODUCING A CONTACT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09346045
|
Filing Dt:
|
07/07/1999
|
Title:
|
PROBE CARD FOR IC TESTING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09347867
|
Filing Dt:
|
07/09/1999
|
Title:
|
SEMICONDUCTOR COMPONENT MOUNTING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09348478
|
Filing Dt:
|
07/07/1999
|
Title:
|
OPTICAL SAMPLER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09348489
|
Filing Dt:
|
07/07/1999
|
Title:
|
SEMICONDUCTOR DEVICE TESTING SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09368002
|
Filing Dt:
|
08/03/1999
|
Title:
|
PICK AND PLACE MECHANISM FOR CONTACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09368003
|
Filing Dt:
|
08/03/1999
|
Title:
|
CONTACT STRUCTURE FORMED BY MICROFABRICATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09369046
|
Filing Dt:
|
08/04/1999
|
Title:
|
METHOD AND APPARATUS FOR DRIVING LASER DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09381062
|
Filing Dt:
|
09/10/1999
|
Title:
|
CONNECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09400929
|
Filing Dt:
|
09/22/1999
|
Title:
|
PARTICLE BEAM SYSTEM WITH A DEVICE FOR REDUCING THE ENERGY WIDTH OF A PARTICLE BEAM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09408184
|
Filing Dt:
|
09/29/1999
|
Title:
|
ELECTRIC PART TEST SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09408280
|
Filing Dt:
|
09/29/1999
|
Title:
|
APPARATUS FOR AND METHOD OF MEASURING A JITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09409109
|
Filing Dt:
|
09/30/1999
|
Title:
|
PARTICLE BEAM APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09409936
|
Filing Dt:
|
09/30/1999
|
Title:
|
SCAN PATH TEST SUPPORT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09413768
|
Filing Dt:
|
10/07/1999
|
Title:
|
METHOD OF MEASURING A PROPAGATION DELAY TIME THROUGH A TRANSMISSION PATH IN A SEMICONDUCTOR INTEGRATED CIRCUIT TESTING APPARATUS AND SEMICONDUCTOR INTEGRATED CIRCUIT TESTING APPARATUS USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09415913
|
Filing Dt:
|
10/12/1999
|
Title:
|
CONTACT STRUCTURE HAVING SILICON FINGER CONTACTORS AND TOTAL STACK-UP STRUCTURE USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09428612
|
Filing Dt:
|
10/27/1999
|
Title:
|
OUTPUT AMPLITUDE CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09431441
|
Filing Dt:
|
11/01/1999
|
Title:
|
ELECTROSTATIC DEFLECTOR FOR ELECTRON BEAM EXPOSURE APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
09437249
|
Filing Dt:
|
11/10/1999
|
Title:
|
TEST PATTERN GENERATOR, A TESTING DEVICE, AND A METHOD OF GENERATING A PLURALITY OF TEST PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09442272
|
Filing Dt:
|
11/17/1999
|
Title:
|
W - CDMA ANALYZING APPARATUS, METHOD OF DISPLAYING RESULTS OF W-CDMA ANALYSIS, AND RECORDING MEDIUM CARRYING RECORD OF PROGRAM FOR DISPLAYING RESULTS OF W-CDMA ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
09443021
|
Filing Dt:
|
11/18/1999
|
Title:
|
SEMICONDUCTOR TEST SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09444300
|
Filing Dt:
|
11/22/1999
|
Title:
|
FAIL INFORMATION OBTAINING DEVICE AND SEMICONDUCTOR MEMORY TESTER USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09457764
|
Filing Dt:
|
12/10/1999
|
Title:
|
SOCKET AND CONNECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09497819
|
Filing Dt:
|
02/03/2000
|
Title:
|
METHOD OF REMOVING PARTICLES FROM STAGE AND CLEANING PLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09503903
|
Filing Dt:
|
02/14/2000
|
Title:
|
CONTACT STRUCTURE AND PRODUCTION METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09526916
|
Filing Dt:
|
03/16/2000
|
Title:
|
Attenuation Equailizer for Transmission lines
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09533734
|
Filing Dt:
|
03/23/2000
|
Title:
|
Data writing apparatus, data writing method, and tester
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09535030
|
Filing Dt:
|
03/24/2000
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
PARTICLE BEAM APPARATUS FOR TILTED OBSERVATION OF A SPECIMEN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09536337
|
Filing Dt:
|
03/25/2000
|
Title:
|
COMPRESSED DATA RESTORATION APPARATUS, SEMICONDUCTOR TESTER EQUIPPED WITH SAME, AND DATA COMPRESSION/RESTORATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09577111
|
Filing Dt:
|
05/23/2000
|
Title:
|
Quadrature demodulator quadrature demodulation method and recording medium
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09588615
|
Filing Dt:
|
06/06/2000
|
Title:
|
Voltage drive circuit, voltage drive apparatus and semiconductor-device testing apparatus
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09596437
|
Filing Dt:
|
06/19/2000
|
Title:
|
Contact structure and assembly mechanism thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
09647908
|
Filing Dt:
|
10/05/2000
|
Title:
|
JITTER MEASURING DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09650000
|
Filing Dt:
|
08/28/2000
|
Title:
|
JITTER MEASUREMENT APPARATUS AND ITS METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
09659198
|
Filing Dt:
|
09/11/2000
|
Title:
|
METHOD AND APPARATUS FOR ADMINISTERING INVERSION PROPERTY IN A MEMORY TESTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
09659256
|
Filing Dt:
|
09/11/2000
|
Title:
|
METHOD AND APPARATUS FOR NO-LATENCY CONDITIONAL BRANCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09659259
|
Filing Dt:
|
09/11/2000
|
Title:
|
METHOD AND APPARATUS FOR EXECUTING A PROGRAM USING PRIMARY, SECONDARY, AND TERTIARY MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09659539
|
Filing Dt:
|
09/11/2000
|
Title:
|
METHOD AND APPARATUS FOR INSERTING PROGRAMMABLE LATENCY BETWEEN ADDRESS AND DATA INFORMATION IN A MEMORY TESTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
09672650
|
Filing Dt:
|
09/28/2000
|
Title:
|
MEMORY TESTER HAS MEMORY SETS CONFIGURABLE FOR USE AS ERROR CATCH RAM, TAG RAM'S, BUFFER MEMORIES AND STIMULUS LOG RAM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09677202
|
Filing Dt:
|
10/02/2000
|
Title:
|
MEMORY TESTER TESTS MULTIPLE DUT'S PER TEST SITE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09690425
|
Filing Dt:
|
10/17/2000
|
Title:
|
DEFLECTION ARRANGEMENT FOR SEPARATING TWO PARTICLE BEAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09693218
|
Filing Dt:
|
10/20/2000
|
Title:
|
APPARATUS AND METHOD FOR STORING INFORMATION DURING A TEST PROGRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
09702578
|
Filing Dt:
|
10/31/2000
|
Title:
|
MEMORY TESTER OMITS PROGRAMMING OF ADDRESSES IN DETECTED BAD COLUMNS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09702631
|
Filing Dt:
|
10/31/2000
|
Title:
|
MEMORY TESTER WITH ENHANCED POST DECODE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09761199
|
Filing Dt:
|
01/16/2001
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09761991
|
Filing Dt:
|
01/16/2001
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
Title:
|
WIDEBAND OPTICAL AMPLIFIER AND WIDEBAND VARIABLE WAVELENGTH OPTICAL SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09774196
|
Filing Dt:
|
01/29/2001
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
JITTER MEASURING DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09802440
|
Filing Dt:
|
03/09/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
TEST VECTOR COMPRESSION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
09811153
|
Filing Dt:
|
03/16/2001
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
APPARATUS FOR AND METHOD OF MEASURING JITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09814996
|
Filing Dt:
|
03/23/2001
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
Title:
|
METHOD OF EXTRACTING CHARACTERS AND COMPUTER-READABLE RECORDING MEDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
09824874
|
Filing Dt:
|
04/04/2001
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
Title:
|
MULTI-BEAM EXPOSURE APPARATUS USING A MULTI-AXIS ELECTRON LENS, ELECTRON LENS CONVERGENCING A PLURALITY OF ELECTRON BEAM AND FABRICATION METHOD OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09824880
|
Filing Dt:
|
04/04/2001
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
Title:
|
MULTI-BEAM EXPOSURE APPARATUS USING A MULTI-AXIS ELECTRON LENS, FABRICATION METHOD OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09826295
|
Filing Dt:
|
04/03/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
APPARATUS FOR AND METHOD OF MEASURING CROSS-CORRELATION COEFFICIENT BETWEEN SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09832726
|
Filing Dt:
|
04/10/2001
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
Title:
|
DIGITAL SIGNAL TRANSITION SPLITTING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
09838766
|
Filing Dt:
|
04/19/2001
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
ALGORITHMICALLY PROGRAMMABLE MEMORY TESTER WITH BREAKPOINT TRIGGER, ERROR JAMMING AND 'SCOPE MODE THAT MEMORIZES TARGET SEQUENCES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09842433
|
Filing Dt:
|
04/25/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
ALGORITHMICALLY PROGRAMMABLE MEMORY TESTER WITH HISTORY FIFO'S THAT AID IN ERROR ANALYSIS AND RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
09865811
|
Filing Dt:
|
05/23/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
SEMICONDUCTOR DEVICE TESTING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
09870955
|
Filing Dt:
|
05/30/2001
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
INTEGRATED CIRCUIT TESTER WITH MULTI-PORT TESTING FUNCTIONALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
09875567
|
Filing Dt:
|
06/06/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING DIGITAL DEVICES USING TRANSITION TIMESTAMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09875848
|
Filing Dt:
|
06/06/2001
|
Title:
|
ANALOG TO DIGITAL SIGNAL CONVERSION METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09878250
|
Filing Dt:
|
06/12/2001
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
Title:
|
CIRCUIT PATTERN DESIGN METHOD, CIRCUIT PATTERN DESIGN SYSTEM, AND RECORDING MEDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09878286
|
Filing Dt:
|
06/12/2001
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
Title:
|
CIRCUIT PATTERN DESIGN METHOD,EXPOSURE METHOD, CHARGED-PARTICLE BEAM EXPOSURE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
09882290
|
Filing Dt:
|
06/14/2001
|
Title:
|
APPARATUS FOR AND METHOD OF MEASURING JITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
09896474
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
ALGORITHMICALLY PROGRAMMABLE MEMORY TESTER WITH TEST SITES OPERATING IN A SLAVE MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
09900085
|
Filing Dt:
|
07/05/2001
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING
SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09905747
|
Filing Dt:
|
07/14/2001
|
Title:
|
METHOD AND APPARATUS FOR ANALOG TO DIGITAL CONVERSION USING TIME-VARYING REFERENCE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
09908948
|
Filing Dt:
|
07/19/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
METHODS AND APPARATUS FOR MINIMIZING CURRENT SURGES DURING INTEGRATED CIRCUIT TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09916713
|
Filing Dt:
|
07/26/2001
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
Title:
|
TIMING CALIBRATION METHOD AND SEMICONDUCTOR DEVICE TESTING APPARATUS HAVING TIMING CALIBRATION FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09922351
|
Filing Dt:
|
08/02/2001
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
Title:
|
Semiconductor memory device tester
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
09925138
|
Filing Dt:
|
08/08/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY TESTING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
09946857
|
Filing Dt:
|
09/04/2001
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
BANDWIDTH MATCHING FOR SCAN ARCHITECTURES IN AN INTEGRATED CIRCUIT
|
|