Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 049035/0540 | |
| Pages: | 10 |
| | Recorded: | 04/30/2019 | | |
| Attorney Dkt #: | 055669-0139 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2020
|
Application #:
|
16356980
|
Filing Dt:
|
03/18/2019
|
|
Publication #:
|
|
Pub Dt:
|
03/19/2020
| | | | |
|
Title:
|
DATA LATCH CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
Assignee
|
|
|
|
|
| 1-1, SHIBAURA 1-CHOME |
| MINATO-KU, TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
FOLEY & LARDNER LLP
|
| |
3000 K ST, N.W.
|
| |
SUITE 600
|
| |
WASHINGTON, DC 20007-5109
|
Search Results as of:
05/06/2024 10:03 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
