|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14282143
|
Filing Dt:
|
05/20/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
|
Title:
|
TESTING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
14282257
|
Filing Dt:
|
05/20/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
METAL GATE STRUCTURE AND METHOD OF FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14282463
|
Filing Dt:
|
05/20/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURE WITH SELF-ALIGNED WELLS AND MULTIPLE CHANNEL MATERIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14283404
|
Filing Dt:
|
05/21/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
METHODS OF FORMING CONDUCTIVE CONTACT STRUCTURES FOR A SEMICONDUCTOR DEVICE WITH A LARGER METAL SILICIDE CONTACT AREA AND THE RESULTING DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14283409
|
Filing Dt:
|
05/21/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
|
Title:
|
PREVENTION OF FIN EROSION FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14283667
|
Filing Dt:
|
05/21/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
APPARATUSES, SYSTEMS AND METHODS THAT ALLOW FOR SELECTIVE REMOVAL OF A SPECIFIC METAL FROM A MULTI-METAL PLATING SOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
14283881
|
Filing Dt:
|
05/21/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
|
Title:
|
COMBINATION FINFET AND PLANAR FET SEMICONDUCTOR DEVICE AND METHODS OF MAKING SUCH A DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14283984
|
Filing Dt:
|
05/21/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
SILICON WAVEGUIDE ON BULK SILICON SUBSTRATE AND METHODS OF FORMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14284792
|
Filing Dt:
|
05/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
|
Title:
|
SELF-ALIGNED TRENCH OVER FIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14284820
|
Filing Dt:
|
05/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
FORMING FINS OF DIFFERENT SEMICONDUCTOR MATERIALS ON THE SAME SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2017
|
Application #:
|
14284932
|
Filing Dt:
|
05/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
ELECTRODEPOSITION SYSTEMS AND METHODS THAT MINIMIZE ANODE AND/OR PLATING SOLUTION DEGRADATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14285067
|
Filing Dt:
|
05/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
RECONFIGURABLE BANDSTOP FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14285145
|
Filing Dt:
|
05/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
RECONFIGURABLE RAT RACE COUPLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14285739
|
Filing Dt:
|
05/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS INCLUDING GENERATING PHOTOMASKS FOR DIRECTED SELF-ASSEMBLY (DSA) USING DSA TARGET PATTERNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14286008
|
Filing Dt:
|
05/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
|
Title:
|
INTERLEVEL DIELECTRIC STACK FOR INTERCONNECT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14286015
|
Filing Dt:
|
05/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
Temperature Triggering Ejector Mechanism for Lock Pin Soldering Type Component
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14286074
|
Filing Dt:
|
05/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
|
Title:
|
INTERLEVEL DIELECTRIC STACK FOR INTERCONNECT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14286144
|
Filing Dt:
|
05/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
METHODS FOR FORMING SEMICONDUCTOR FIN SUPPORT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
14286285
|
Filing Dt:
|
05/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
|
Title:
|
MULTIPLE PATTERNING PROCESS FOR FORMING TRENCHES OR HOLES USING STITCHED ASSIST FEATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14286395
|
Filing Dt:
|
05/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
MASK-AWARE ROUTING AND RESULTING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14286400
|
Filing Dt:
|
05/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
RAISED SOURCE/DRAIN EPI WITH SUPPRESSED LATERAL EPI OVERGROWTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
14286560
|
Filing Dt:
|
05/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
|
Title:
|
Structure and Method of Fabricating a CZTS Photovoltaic Device by Electrodeposition
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14287249
|
Filing Dt:
|
05/27/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
FLUID-COOLED ELECTRONIC CIRCUIT DEVICE WITH COOLING FLUID CONDUITS HAVING OPTICAL TRANSMISSION MEDIUM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14287533
|
Filing Dt:
|
05/27/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
|
Title:
|
MULTI-LAYER BARRIER LAYER STACKS FOR INTERCONNECT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
14287872
|
Filing Dt:
|
05/27/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
|
Title:
|
HIGH RESPONSIVITY DEVICE FOR THERMAL SENSING IN A TERAHERTZ RADIATION DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
14288034
|
Filing Dt:
|
05/27/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES HAVING DIELECTRIC CAPS ON CONTACTS AND RELATED FABRICATION METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
14288278
|
Filing Dt:
|
05/27/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
|
Title:
|
METHODS, APPARATUS AND SYSTEM FOR SCREENING PROCESS SPLITS FOR TECHNOLOGY DEVELOPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
14288692
|
Filing Dt:
|
05/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
|
Title:
|
MESH PLANES WITH ALTERNATING SPACES FOR MULTI-LAYERED CERAMIC PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14288766
|
Filing Dt:
|
05/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
|
Title:
|
METHOD FOR MAKING A SEMICONDUCTOR DEVICE WITH SIDEWALL SPACERS FOR CONFINING EPITAXIAL GROWTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14288852
|
Filing Dt:
|
05/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURES WITH ISOLATED OHMIC TRENCHES AND STAND-ALONE ISOLATION TRENCHES AND RELATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14289883
|
Filing Dt:
|
05/29/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
|
Title:
|
ADAPTING TRANSFER RATE OF CACHED DATA TO PREVENT STOPPAGE OF DATA TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14290141
|
Filing Dt:
|
05/29/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
|
Title:
|
SELF-HEALING ELECTROSTATIC DISCHARGE POWER CLAMP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14291027
|
Filing Dt:
|
05/30/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
|
Title:
|
E-FUSE WITH HYBRID METALLIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
14291059
|
Filing Dt:
|
05/30/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
VOICE BASED BIOMETRIC AUTHENTICATION METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
14291305
|
Filing Dt:
|
05/30/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
|
Title:
|
MAINTAINING COMPUTER SYSTEM OPERABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14292312
|
Filing Dt:
|
05/30/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
|
Title:
|
COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS) DEVICE HAVING GATE STRUCTURES CONNECTED BY A METAL GATE CONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14293116
|
Filing Dt:
|
06/02/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
|
Title:
|
COPPER INTERCONNECT STRUCTURES AND METHODS OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14293199
|
Filing Dt:
|
06/02/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
|
Title:
|
CURRENT-PERPENDICULAR-TO-PLANE MAGNETORESISTIVE READ SENSOR WITH GROOVED CONTACT AND FREE LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
14293306
|
Filing Dt:
|
06/02/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
|
Title:
|
ENCRYPTION ENGINE WITH TWIN CELL MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
14293422
|
Filing Dt:
|
06/02/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
|
Title:
|
EXTREME ULTRAVIOLET (EUV) MULTILAYER DEFECT COMPENSATION AND EUV MASKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
14293627
|
Filing Dt:
|
06/02/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR STRUCTURE INCLUDING SILICIDED AND NON-SILICIDED CIRCUIT ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14294219
|
Filing Dt:
|
06/03/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
|
Title:
|
MULTI-FACTOR SECURE APPLIANCE DECOMMISSIONING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14294294
|
Filing Dt:
|
06/03/2014
|
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
|
Title:
|
Security Testing Using Semantic Modeling
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14294467
|
Filing Dt:
|
06/03/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
|
Title:
|
TRANSISTOR WITH EMBEDDED STRESS-INDUCING LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14294705
|
Filing Dt:
|
06/03/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR SEMICONDUCTOR VOLTAGE DROP ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14295618
|
Filing Dt:
|
06/04/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
METHOD FOR MAKING SEMICONDUCTOR DEVICE WITH ISOLATION PILLARS BETWEEN ADJACENT SEMICONDUCTOR FINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
14295633
|
Filing Dt:
|
06/04/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
|
Title:
|
TAPE HEAD WITH TAPE-BEARING SURFACE EXHIBITING AN ARRAY OF PROTRUDING TOPOGRAPHIC FEATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14295794
|
Filing Dt:
|
06/04/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
PHASE NOISE REDUCTION IN LC-VCO
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14296507
|
Filing Dt:
|
06/05/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
|
Title:
|
PHASE-CHANGE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14296570
|
Filing Dt:
|
06/05/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
|
Title:
|
PHASE-CHANGE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14296812
|
Filing Dt:
|
06/05/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
EMBEDDING SEMICONDUCTOR DEVICES IN SILICON-ON-INSULATOR WAFERS CONNECTED USING THROUGH SILICON VIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14296818
|
Filing Dt:
|
06/05/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
METHOD FOR MAKING STRAINED SEMICONDUCTOR DEVICE AND RELATED METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
14296919
|
Filing Dt:
|
06/05/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
|
Title:
|
SILICON CONTROLLED RECTIFIER WITH INTEGRAL DEEP TRENCH CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14297061
|
Filing Dt:
|
06/05/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
|
Title:
|
OPTIMIZING RISK-BASED COMPLIANCE OF AN INFORMATION TECHNOLOGY (IT) SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14297822
|
Filing Dt:
|
06/06/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
BURIED SOURCE-DRAIN CONTACT FOR INTEGRATED CIRCUIT TRANSISTOR DEVICES AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14298040
|
Filing Dt:
|
06/06/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
VERTICAL CAPACITORS WITH SPACED CONDUCTIVE LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14299354
|
Filing Dt:
|
06/09/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
|
Title:
|
OPTICAL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14300506
|
Filing Dt:
|
06/10/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
METHOD FOR MAKING A SEMICONDUCTOR DEVICE WHILE AVOIDING NODULES ON A GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
14300617
|
Filing Dt:
|
06/10/2014
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
|
Title:
|
DYNAMIC CASCODE-MANAGED HIGH-VOLTAGE WORD-LINE DRIVER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
14300688
|
Filing Dt:
|
06/10/2014
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
|
Title:
|
MULTI-DIMENSIONAL PHYSICAL ARRANGEMENT TECHNIQUES USING BIN-PACKING WITH PER-BRANCH COMBINATION TRIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14300705
|
Filing Dt:
|
06/10/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
CHEMICAL MECHANICAL POLISHING METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14300944
|
Filing Dt:
|
06/10/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
BIPOLAR TRANSISTOR WITH EXTRINSIC BASE REGION AND METHODS OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14301395
|
Filing Dt:
|
06/11/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
|
Title:
|
THROUGH SILICON VIA WAFER, CONTACTS AND DESIGN STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14301623
|
Filing Dt:
|
06/11/2014
|
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
|
Title:
|
THERMAL GROUND PLANE FOR COOLING A COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14301748
|
Filing Dt:
|
06/11/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
FORMING GATE AND SOURCE/DRAIN CONTACT OPENINGS BY PERFORMING A COMMON ETCH PATTERNING PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
14301864
|
Filing Dt:
|
06/11/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
METHODS OF FORMING A PROTECTION LAYER ON A SEMICONDUCTOR DEVICE AND THE RESULTING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14302585
|
Filing Dt:
|
06/12/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
STABLE NICKEL SILICIDE FORMATION WITH FLUORINE INCORPORATION AND RELATED IC STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14302748
|
Filing Dt:
|
06/12/2014
|
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
|
Title:
|
ON-CHIP CAPACITORS WITH A VARIABLE CAPACITANCE FOR A RADIOFREQUENCY INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14302934
|
Filing Dt:
|
06/12/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
DETERMINING THERMAL PROFILES OF SEMICONDUCTOR STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14303217
|
Filing Dt:
|
06/12/2014
|
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
|
Title:
|
Deployment of Software Images with Distinct Configuration Logic
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14303714
|
Filing Dt:
|
06/13/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
DECOUPLING CAPACITOR FOR SEMICONDUCTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
14303764
|
Filing Dt:
|
06/13/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
OPTIMIZATION OF INTEGRATED CIRCUITS FOR A RETICLE TRANSMISSION PROCESS WINDOW USING MULTIPLE FILL CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14304017
|
Filing Dt:
|
06/13/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
STRESS MEMORIZATION TECHNIQUES FOR TRANSISTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14304096
|
Filing Dt:
|
06/13/2014
|
|
Title:
|
METHODS OF FORMING A NANOWIRE DEVICE WITH A GATE-ALL-AROUND-CHANNEL CONFIGURATION AND THE RESULTING NANOWIRE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14304220
|
Filing Dt:
|
06/13/2014
|
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
|
Title:
|
OPTIMIZING MEMORY BANDWIDTH CONSUMPTION USING DATA SPLITTING WITH SOFTWARE CACHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14304318
|
Filing Dt:
|
06/13/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
SILICON WAVEGUIDE STRUCTURE WITH ARBITRARY GEOMETRY ON BULK SILICON SUBSTRATE, RELATED SYSTEMS AND PROGRAM PRODUCTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
14304564
|
Filing Dt:
|
06/13/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
SOLENOIDAL SERIES STACKED MULTIPATH INDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
14304598
|
Filing Dt:
|
06/13/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
HIGH-Q MULTIPATH PARALLEL STACKED INDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14305457
|
Filing Dt:
|
06/16/2014
|
|
Title:
|
METHODS OF FORMING REPLACEMENT GATE STRUCTURES ON SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14305543
|
Filing Dt:
|
06/16/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
FINFET AND NANOWIRE SEMICONDUCTOR DEVICES WITH SUSPENDED CHANNEL REGIONS AND GATE STRUCTURES SURROUNDING THE SUSPENDED CHANNEL REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14305630
|
Filing Dt:
|
06/16/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR BIT-LINE SENSING GATES ON AN SRAM CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14306294
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
NON-PLANAR CAPACITORS WITH FINELY TUNED CAPACITANCE VALUES AND METHODS OF FORMING THE NON-PLANAR CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14306373
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES WITH SEMICONDUCTOR BODIES HAVING INTERLEAVED HORIZONTAL PORTIONS AND METHOD OF FORMING THE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14306598
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
WAFER STRESS CONTROL WITH BACKSIDE PATTERNING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14306599
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
|
Title:
|
PHASE-CHANGE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14306715
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
CORRECTING FOR STRESS INDUCED PATTERN SHIFTS IN SEMICONDUCTOR MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14306790
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
MANAGING A TRANSLATION LOOKASIDE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14306864
|
Filing Dt:
|
06/17/2014
|
|
Title:
|
CONTAINMENT STRUCTURE FOR EPITAXIAL GROWTH IN NON-PLANAR SEMICONDUCTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14306920
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
UNIFORM GATE HEIGHT FOR MIXED-TYPE NON-PLANAR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14307011
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
METHOD OF FORMING A REDUCED RESISTANCE FIN STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14307078
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING CAPACITORS HAVING DIFFERENT CAPACITOR DIELECTRICS AND METHOD FOR THE FORMATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14307575
|
Filing Dt:
|
06/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
REPLACEMENT GATE STRUCTURE FOR ENHANCING CONDUCTIVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14307604
|
Filing Dt:
|
06/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
BURIED SIGNAL TRANSMISSION LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14307902
|
Filing Dt:
|
06/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
METHODS OF FORMING A FINFET SEMICONDUCTOR DEVICE WITH A UNIQUE GATE CONFIGURATION, AND THE RESULTING FINFET DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14308045
|
Filing Dt:
|
06/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
FINFETS HAVING STRAINED CHANNELS, AND METHODS OF FABRICATING FINFETS HAVING STRAINED CHANNELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14308100
|
Filing Dt:
|
06/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
|
Title:
|
WRITE AND READ COLLISION AVOIDANCE IN SINGLE PORT MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14308138
|
Filing Dt:
|
06/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
METHODS OF FORMING NANOWIRE DEVICES WITH DOPED EXTENSION REGIONS AND THE RESULTING DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14308257
|
Filing Dt:
|
06/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
METHODS OF FORMING NANOWIRE DEVICES WITH SPACERS AND THE RESULTING DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
14308835
|
Filing Dt:
|
06/19/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
|
Title:
|
DIELECTRIC RELIABILITY ASSESSMENT FOR ADVANCED SEMICONDUCTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2018
|
Application #:
|
14309096
|
Filing Dt:
|
06/19/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
METHOD AND STRUCTURE FOR PROTECTING GATES DURING EPITAXIAL GROWTH
|
|
