|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14487756
|
Filing Dt:
|
09/16/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
Diagnosing Graphics Display Problems
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14488548
|
Filing Dt:
|
09/17/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
Creation and Management of Logical Volume Snapshots Under Hierarchical Storage System
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14488566
|
Filing Dt:
|
09/17/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
READING METHOD FOR LINEAR TAPE OPEN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14489949
|
Filing Dt:
|
09/18/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
RECONFIGURABLE TUNNEL FIELD-EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
14489983
|
Filing Dt:
|
09/18/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
ESTIMATION OF LEVEL-THRESHOLDS FOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14490616
|
Filing Dt:
|
09/18/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
Modifying Information Presented by an Augmented Reality Device
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14490713
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
METHOD OF PROVIDING DATA FOR MINIMIZING DIFFERENCE BETWEEN DIMENSIONS OF THREE-DIMENSIONAL STRUCTURE FORMED BY LASER RADIATION AND DESIGN VALUES OF SCAN PATH OF SUCH THREE-DIMENSIONAL STRUCTURE AND COMPUTER AND COMPUTER PROGRAM FOR PROVIDING SUCH DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14490788
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
SECURITY TESTING OF WEB APPLICATIONS WITH SPECIALIZED PAYLOADS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14490792
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
CONSTRAINED NANOSECOND LASER ANNEAL OF METAL INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14490876
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
Techniques for Medical Image Retreival
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14490950
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
CAPTURING TRACE INFORMATION USING ANNOTATED TRACE OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14490990
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH LARGE ELECTRODE CONTACT AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14491037
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
DESIGN STRUCTURE FOR AN INDUCTOR-CAPACITOR VOLTAGE-CONTROLLED OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14491978
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
SOI BIPOLAR JUNCTION TRANSISTOR WITH SUBSTRATE BIAS VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14492040
|
Filing Dt:
|
09/21/2014
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
MANAGING TRAFFIC FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14492410
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
DOUBLE LAYER INTERLEAVED P-N DIODE MODULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14492582
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
ISOLATION SCHEME FOR BIPOLAR TRANSISTORS IN BICMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14492622
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
BI-DIRECTIONAL SILICON CONTROLLED RECTIFIER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14492629
|
Filing Dt:
|
09/22/2014
|
Title:
|
METHODS OF FORMING TRANSISTOR DEVICES WITH DIFFERENT THRESHOLD VOLTAGES AND THE RESULTING PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14492914
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
AUTO-MAINTAINED DOCUMENT CLASSIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14493097
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
WRITING AND READING DATA HAVING MULTIPLE ACCESS PATTERNS ON TAPE MEDIA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
14493818
|
Filing Dt:
|
09/23/2014
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
TIN-BASED SOLDER COMPOSITION WITH LOW VOID CHARACTERISTIC
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14494699
|
Filing Dt:
|
09/24/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURE HAVING SELECTIVELY FORMED METAL CAP
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14494901
|
Filing Dt:
|
09/24/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
Robust Data Replication
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
14494946
|
Filing Dt:
|
09/24/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
CAPPING COATING FOR 3D INTEGRATION APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14495057
|
Filing Dt:
|
09/24/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
SELF-ALIGNED BIPOLAR JUNCTION TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2019
|
Application #:
|
14495170
|
Filing Dt:
|
09/24/2014
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
METHODS FOR MAKING ROBUST REPLACEMENT METAL GATES AND MULTI-THRESHOLD DEVICES IN A SOFT MASK INTEGRATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14496242
|
Filing Dt:
|
09/25/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTOR WITH MULTIPLE EMITTER FINGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14496273
|
Filing Dt:
|
09/25/2014
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
MULTI-STAGE CODEWORD DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14496285
|
Filing Dt:
|
09/25/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
JUNCTION FIELD-EFFECT TRANSISTOR WITH RAISED SOURCE AND DRAIN REGIONS FORMED BY SELECTIVE EPITAXY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14496430
|
Filing Dt:
|
09/25/2014
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
TRENCH ISOLATION FOR BIPOLAR JUNCTION TRANSISTORS IN BICMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14497579
|
Filing Dt:
|
09/26/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
PNP BIPOLAR JUNCTION TRANSISTOR FABRICATION USING SELECTIVE EPITAXY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14497969
|
Filing Dt:
|
09/26/2014
|
Title:
|
SYSTEM AND METHOD FOR ESTIMATING SPATIAL CHARACTERISTICS OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14499356
|
Filing Dt:
|
09/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
EPITAXIAL GROWTH OF MATERIAL ON SOURCE/DRAIN REGIONS OF FINFET STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14499493
|
Filing Dt:
|
09/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
UNIFORM JUNCTION FORMATION IN FINFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14500096
|
Filing Dt:
|
09/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
AD HOC LOCALIZATION USING A MOVABLE READER AND MOVABLE ID TAGS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
14500914
|
Filing Dt:
|
09/29/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
REPLACEMENT METAL GATE STRUCTURE FOR CMOS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14501191
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
SELECTIVE VOICE TRANSMISSION DURING TELEPHONE CALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14501587
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
CHARGE PUMP GENERATOR WITH DIRECT VOLTAGE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14501715
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
BASE PROTOCOL LAYER TESTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14501720
|
Filing Dt:
|
09/30/2014
|
Title:
|
SILICON PHOTONICS ALIGNMENT TOLERANT VERTICAL GRATING COUPLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14502428
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
STRAIN ENGINEERING IN SEMICONDUCTOR DEVICES BY USING A PIEZOELECTRIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14502487
|
Filing Dt:
|
09/30/2014
|
Title:
|
GATE-ALL-AROUND FIELD EFFECT TRANSISTOR STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14503362
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
OPERATING SYSTEM VIRTUALIZATION FOR HOST CHANNEL ADAPTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2017
|
Application #:
|
14503587
|
Filing Dt:
|
10/01/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
TUNNELING FIELD EFFECT TRANSISTOR AND METHODS OF MAKING SUCH A TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14503878
|
Filing Dt:
|
10/01/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
OBTAINING A GEOGRAPHICAL POSITION OF A MOBILE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14504224
|
Filing Dt:
|
10/01/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
THIN FILM COMPOSITE MEMBRANES EMBEDDED WITH MOLECULAR CAGE COMPOUNDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14504479
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
METHOD FOR DEFINING AN ISOLATION REGION(S) OF A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14504832
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
CODE VERSIONING FOR ENABLING TRANSACTIONAL MEMORY PROMOTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14504997
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
GATE STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14505018
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SUSPENDED RING-SHAPED NANOWIRE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14505087
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SELF-ALIGNED AIRGAP INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2018
|
Application #:
|
14505536
|
Filing Dt:
|
10/03/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH ASYMMETRIC HALO IMPLANTATION AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14505734
|
Filing Dt:
|
10/03/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
PROVIDING ISOLATED ENTROPY ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
14506331
|
Filing Dt:
|
10/03/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
DYNAMIC MULTI-PURPOSE EXTERNAL ACCESS POINTS CONNECTED TO CORE INTERFACES WITHIN A SYSTEM ON CHIP (SOC)
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14507144
|
Filing Dt:
|
10/06/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
DRIFT MITIGATION FOR MULTI-BITS PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14507234
|
Filing Dt:
|
10/06/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
WRITE CACHE DESTAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14507927
|
Filing Dt:
|
10/07/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
METHOD OF FORMING AN EMBEDDED METAL-INSULATOR-METAL (MIM) CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14508011
|
Filing Dt:
|
10/07/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
SCALING OF BIPOLAR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14508471
|
Filing Dt:
|
10/07/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
ELECTRONIC FUSE LINE WITH MODIFIED CAP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14508644
|
Filing Dt:
|
10/07/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
METAL-INSULATOR-METAL (MIM) CAPACITOR WITH DEEP TRENCH (DT) STRUCTURE AND METHOD IN A SILICON-ON-INSULATOR (SOI)
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14509242
|
Filing Dt:
|
10/08/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
IMPLEMENTING BROADBAND RESONATOR FOR RESONANT CLOCK DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14509392
|
Filing Dt:
|
10/08/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
SPACER REPLACEMENT FOR REPLACEMENT METAL GATE SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14510309
|
Filing Dt:
|
10/09/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
MAPPING DENSITY AND TEMPERATURE OF A CHIP, IN SITU
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14511286
|
Filing Dt:
|
10/10/2014
|
Title:
|
METHODS OF FORMING REPLACEMENT GATE STRUCTURES ON TRANSISTOR DEVICES WITH A SHARED GATE STRUCTURE AND THE RESULTING PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14511715
|
Filing Dt:
|
10/10/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
DUAL-STRAINED NANOWIRE AND FINFET DEVICES WITH DIELECTRIC ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14511746
|
Filing Dt:
|
10/10/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
METHOD OF FABRICATING A MIM CAPACITOR WITH MINIMAL VOLTAGE COEFFICIENT AND A DECOUPLING MIM CAPACITOR AND ANALOG/RF MIM CAPACITOR ON THE SAME CHIP WITH HIGH-K DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14511769
|
Filing Dt:
|
10/10/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
NON-PLANAR VERTICAL DUAL SOURCE DRIFT METAL-OXIDE SEMICONDUCTOR (VDSMOS)
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14511811
|
Filing Dt:
|
10/10/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
METHOD OF FORMING STEP DOPING CHANNEL PROFILE FOR SUPER STEEP RETROGRADE WELL FIELD EFFECT TRANSISTOR AND RESULTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14512626
|
Filing Dt:
|
10/13/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
RECEIVING AN I/O SIGNAL IN MULTIPLE VOLTAGE DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14512700
|
Filing Dt:
|
10/13/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
PROCESS FOR INTEGRATED CIRCUIT FABRICATION INCLUDING A UNIFORM DEPTH TUNGSTEN RECESS TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
14512850
|
Filing Dt:
|
10/13/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING A LAYER OF A FIRST METAL BETWEEN A DIFFUSION BARRIER LAYER AND A SECOND METAL AND METHOD FOR THE FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14513709
|
Filing Dt:
|
10/14/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
PASSIVE DEVICES FOR FINFET INTEGRATED CIRCUIT TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14513725
|
Filing Dt:
|
10/14/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
METHOD AND STRUCTURE FOR TRANSISTORS USING GATE STACK DOPANTS WITH MINIMAL NITROGEN PENETRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
14513834
|
Filing Dt:
|
10/14/2014
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
METHOD FOR OFF-GRID ROUTING STRUCTURES UTILIZING SELF ALIGNED DOUBLE PATTERNING (SADP) TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2018
|
Application #:
|
14514289
|
Filing Dt:
|
10/14/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
NOVEL OTPROM FOR POST-PROCESS PROGRAMMING USING SELECTIVE BREAKDOWN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14514422
|
Filing Dt:
|
10/15/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING A METAL GATE RECESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14514425
|
Filing Dt:
|
10/15/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
THROUGH-SILICON VIA WITH SIDEWALL AIR GAP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14514592
|
Filing Dt:
|
10/15/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
EMPHASIZED SIGNAL POINT ARRANGEMENT OPERATION FOR COMPENSATING DC IMBALANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14514900
|
Filing Dt:
|
10/15/2014
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
MERGED FIN STRUCTURES FOR FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14514919
|
Filing Dt:
|
10/15/2014
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
SYSTEMS AND METHODS FOR SINGLE CELL PRODUCT PATH DELAY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14515070
|
Filing Dt:
|
10/15/2014
|
Title:
|
METHOD FOR MAKING HIGH VOLTAGE INTEGRATED CIRCUIT DEVICES IN A FIN-TYPE PROCESS AND RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14515597
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
ORGANIC MODULE EMI SHIELDING STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14515628
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
T-SHAPED FIN ISOLATION REGION AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2019
|
Application #:
|
14515681
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
PLANAR CAVITY MEMS AND RELATED STRUCTURES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14515836
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
DUMMY METAL STRUCTURE AND METHOD OF FORMING DUMMY METAL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14515969
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
BOND PAD STRUCTURE FOR LOW TEMPERATURE FLIP CHIP BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14515981
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING TENSILE AND/OR COMPRESSIVE STRESS AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14515986
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING A DIE SEAL LEAKAGE DETECTION MATERIAL, METHOD FOR THE FORMATION THEREOF AND METHOD INCLUDING A TEST OF A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14516000
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING TENSILE AND/OR COMPRESSIVE STRESS AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14516623
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
Self-Aligned Gate Electrode Diffusion Barriers
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14516674
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
CONTACT LINERS FOR INTEGRATED CIRCUITS AND FABRICATION METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2019
|
Application #:
|
14516744
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
WRAP-AROUND FIN FOR CONTACTING A CAPACITOR STRAP OF A DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14516776
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
AUDITING VIDEO ANALYTICS THROUGH ESSENCE GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14517162
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
WRITING AND READING DATA HAVING MULTIPLE ACCESS PATTERNS ON TAPE MEDIA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14517292
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
STRUCTURE, METHOD AND SYSTEM FOR COMPLEMENTARY STRAIN FILL FOR INTEGRATED CIRCUIT CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
14517407
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
SEMICONDUCTOR FUSE WITH ENHANCED POST-PROGRAMMING RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2019
|
Application #:
|
14517605
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
METHODS OF POST-PROCESS DISPENSATION OF PLASMA INDUCED DAMAGE PROTECTION COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14518023
|
Filing Dt:
|
10/20/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
INTEGRATING ACTIVE MATRIX INORGANIC LIGHT EMITTING DIODES FOR DISPLAY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14518939
|
Filing Dt:
|
10/20/2014
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
METHODS, APPARATUS, AND SYSTEM FOR USING FILLER CELLS IN DESIGN OF INTEGRATED CIRCUIT DEVICES
|
|