USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	049490/0001			Pages:	892
		Recorded:	11/29/2018
Conveyance:	SECURITY AGREEMENT

Total properties: 13706
Page 127 of 138
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138

Patent #:	9691654	Issue Dt:	06/27/2017	Application #:	14978650	Filing Dt:	12/22/2015
Publication #:	US20170178953	Pub Dt:	06/22/2017
Title:	METHODS AND DEVICES FOR BACK END OF LINE VIA FORMATION

Patent #:	10020224	Issue Dt:	07/10/2018	Application #:	14980320	Filing Dt:	12/28/2015
Publication #:	US20170186682	Pub Dt:	06/29/2017
Title:	SELF-ALIGNED VIA FORMING TO CONDUCTIVE LINE AND RELATED WIRING STRUCTURE

Patent #:	9953978	Issue Dt:	04/24/2018	Application #:	14981574	Filing Dt:	12/28/2015
Publication #:	US20160118385	Pub Dt:	04/28/2016
Title:	REPLACEMENT GATE STRUCTURES FOR TRANSISTOR DEVICES

Patent #:	9583640	Issue Dt:	02/28/2017	Application #:	14982028	Filing Dt:	12/29/2015
Title:	METHOD INCLUDING A FORMATION OF A CONTROL GATE OF A NONVOLATILE MEMORY CELL AND SEMICONDUCTOR STRUCTURE

Patent #:	9806025	Issue Dt:	10/31/2017	Application #:	14982097	Filing Dt:	12/29/2015
Publication #:	US20170186693	Pub Dt:	06/29/2017
Title:	SOI WAFERS WITH BURIED DIELECTRIC LAYERS TO PREVENT CU DIFFUSION

Patent #:	9627409	Issue Dt:	04/18/2017	Application #:	14982112	Filing Dt:	12/29/2015
Publication #:	US20160300856	Pub Dt:	10/13/2016
Title:	Semiconductor device with thin-film resistor

Patent #:	9754951	Issue Dt:	09/05/2017	Application #:	14982228	Filing Dt:	12/29/2015
Publication #:	US20170125432	Pub Dt:	05/04/2017
Title:	SEMICONDUCTOR DEVICE WITH A MEMORY DEVICE AND A HIGH-K METAL GATE TRANSISTOR

Patent #:	9978849	Issue Dt:	05/22/2018	Application #:	14982459	Filing Dt:	12/29/2015
Publication #:	US20170186845	Pub Dt:	06/29/2017
Title:	SOI-MOSFET GATE INSULATION LAYER WITH DIFFERENT THICKNESS

Patent #:	9466664	Issue Dt:	10/11/2016	Application #:	14982474	Filing Dt:	12/29/2015
Publication #:	US20160133692	Pub Dt:	05/12/2016
Title:	UNIAXIALLY-STRAINED FD-SOI FINFET

Patent #:	9818637	Issue Dt:	11/14/2017	Application #:	14982576	Filing Dt:	12/29/2015
Publication #:	US20170186643	Pub Dt:	06/29/2017
Title:	DEVICE LAYER TRANSFER WITH A PRESERVED HANDLE WAFER SECTION

Patent #:	9589829	Issue Dt:	03/07/2017	Application #:	14982872	Filing Dt:	12/29/2015
Title:	FINFET DEVICE INCLUDING SILICON OXYCARBON ISOLATION STRUCTURE

Patent #:	9564484	Issue Dt:	02/07/2017	Application #:	14983157	Filing Dt:	12/29/2015
Publication #:	US20160118458	Pub Dt:	04/28/2016
Title:	METAL-INSULATOR-METAL BACK END OF LINE CAPACITOR STRUCTURES

Patent #:	9716177	Issue Dt:	07/25/2017	Application #:	14983217	Filing Dt:	12/29/2015
Publication #:	US20160133740	Pub Dt:	05/12/2016
Title:	SEMICONDUCTOR DEVICE COMPRISING A MULTI-LAYER CHANNEL REGION

Patent #:	9812404	Issue Dt:	11/07/2017	Application #:	14984547	Filing Dt:	12/30/2015
Publication #:	US20170194265	Pub Dt:	07/06/2017
Title:	ELECTRICAL CONNECTION AROUND A CRACKSTOP STRUCTURE

Patent #:	9748352	Issue Dt:	08/29/2017	Application #:	14984688	Filing Dt:	12/30/2015
Publication #:	US20160111513	Pub Dt:	04/21/2016
Title:	MULTI-CHANNEL GATE-ALL-AROUND FET

Patent #:	9380688	Issue Dt:	06/28/2016	Application #:	14985542	Filing Dt:	12/31/2015
Title:	AIR GAP ELECTROSTATIC DISCHARGE STRUCTURE FOR HIGH SPEED CIRCUITS

Patent #:	9904757	Issue Dt:	02/27/2018	Application #:	14985686	Filing Dt:	12/31/2015
Publication #:	US20170193150	Pub Dt:	07/06/2017
Title:	TEST PATTERNS FOR DETERMINING SIZING AND SPACING OF SUB-RESOLUTION ASSIST FEATURES (SRAFs)

Patent #:	9557290	Issue Dt:	01/31/2017	Application #:	14987329	Filing Dt:	01/04/2016
Publication #:	US20160116435	Pub Dt:	04/28/2016
Title:	NANOCHANNEL ELECTRODE DEVICES

Patent #:	9443931	Issue Dt:	09/13/2016	Application #:	14988050	Filing Dt:	01/05/2016
Publication #:	US20160155800	Pub Dt:	06/02/2016
Title:	FABRICATING STACKED NANOWIRE, FIELD-EFFECT TRANSISTORS

Patent #:	10451666	Issue Dt:	10/22/2019	Application #:	14989109	Filing Dt:	01/06/2016
Publication #:	US20170192050	Pub Dt:	07/06/2017
Title:	METHODOLOGY FOR EARLY DETECTION OF TS TO PC SHORT ISSUE

Patent #:	9704575	Issue Dt:	07/11/2017	Application #:	14990125	Filing Dt:	01/07/2016
Publication #:	US20170200500	Pub Dt:	07/13/2017
Title:	CONTENT-ADDRESSABLE MEMORY HAVING MULTIPLE REFERENCE MATCHLINES TO REDUCE LATENCY

Patent #:	10396026	Issue Dt:	08/27/2019	Application #:	14990653	Filing Dt:	01/07/2016
Publication #:	US20160118341	Pub Dt:	04/28/2016
Title:	PRECUT METAL LINES

Patent #:	9397199	Issue Dt:	07/19/2016	Application #:	14992209	Filing Dt:	01/11/2016
Title:	Methods of Forming Multi-Vt III-V TFET Devices

Patent #:	10139358	Issue Dt:	11/27/2018	Application #:	14992319	Filing Dt:	01/11/2016
Publication #:	US20170199139	Pub Dt:	07/13/2017
Title:	METHOD FOR CHARACTERIZATION OF A LAYERED STRUCTURE

Patent #:	9741581	Issue Dt:	08/22/2017	Application #:	14992391	Filing Dt:	01/11/2016
Publication #:	US20170200614	Pub Dt:	07/13/2017
Title:	USING TENSILE MASK TO MINIMIZE BUCKLING IN SUBSTRATE

Patent #:	9654086	Issue Dt:	05/16/2017	Application #:	14992426	Filing Dt:	01/11/2016
Title:	OPERATIONAL AMPLIFIER WITH CURRENT-CONTROLLED UP OR DOWN HYSTERESIS

Patent #:	9379012	Issue Dt:	06/28/2016	Application #:	14992669	Filing Dt:	01/11/2016
Publication #:	US20160118298	Pub Dt:	04/28/2016
Title:	OXIDE MEDIATED EPITAXIAL NICKEL DISILICIDE ALLOY CONTACT FORMATION

Patent #:	9455203	Issue Dt:	09/27/2016	Application #:	14992739	Filing Dt:	01/11/2016
Publication #:	US20160126145	Pub Dt:	05/05/2016
Title:	LOW THRESHOLD VOLTAGE CMOS DEVICE

Patent #:	10083904	Issue Dt:	09/25/2018	Application #:	14993238	Filing Dt:	01/12/2016
Publication #:	US20170200674	Pub Dt:	07/13/2017
Title:	METHOLODOGY FOR PROFILE CONTROL AND CAPACITANCE REDUCTION

Patent #:	NONE	Issue Dt:		Application #:	14993320	Filing Dt:	01/12/2016
Publication #:	US20170199511	Pub Dt:	07/13/2017
Title:	SIGNAL DETECTION METHOLODOGY FOR FABRICATION CONTROL

Patent #:	10056458	Issue Dt:	08/21/2018	Application #:	14993537	Filing Dt:	01/12/2016
Publication #:	US20170200792	Pub Dt:	07/13/2017
Title:	SILOXANE AND ORGANIC-BASED MOL CONTACT PATTERNING

Patent #:	9741695	Issue Dt:	08/22/2017	Application #:	14994289	Filing Dt:	01/13/2016
Publication #:	US20170200698	Pub Dt:	07/13/2017
Title:	THREE-DIMENSIONAL HYBRID PACKAGING WITH THROUGH-SILICON-VIAS AND TAPE-AUTOMATED-BONDING

Patent #:	NONE	Issue Dt:		Application #:	14995956	Filing Dt:	01/14/2016
Publication #:	US20160133716	Pub Dt:	05/12/2016
Title:	ALTERNATIVE GATE DIELECTRIC FILMS FOR SILICON GERMANIUM AND GERMANIUM CHANNEL MATERIALS

Patent #:	9520391	Issue Dt:	12/13/2016	Application #:	14996371	Filing Dt:	01/15/2016
Title:	FIELD EFFECT TRANSISTOR HAVING DELAY ELEMENT WITH BACK GATE

Patent #:	9711619	Issue Dt:	07/18/2017	Application #:	15000111	Filing Dt:	01/19/2016
Publication #:	US20170207090	Pub Dt:	07/20/2017
Title:	STRESS MEMORIZATION AND DEFECT SUPPRESSION TECHNIQUES FOR NMOS TRANSISTOR DEVICES

Patent #:	9515026	Issue Dt:	12/06/2016	Application #:	15001584	Filing Dt:	01/20/2016
Publication #:	US20160141252	Pub Dt:	05/19/2016
Title:	METHODS OF FORMING ALIGNMENT MARKS AND OVERLAY MARKS ON INTEGRATED CIRCUIT PRODUCTS EMPLOYING FINFET DEVICES AND THE RESULTING ALIGNMENT/OVERLAY MARK

Patent #:	9967825	Issue Dt:	05/08/2018	Application #:	15001763	Filing Dt:	01/20/2016
Publication #:	US20170208544	Pub Dt:	07/20/2017
Title:	ENVIRONMENTALLY AWARE MOBILE COMPUTING DEVICES

Patent #:	10290634	Issue Dt:	05/14/2019	Application #:	15001903	Filing Dt:	01/20/2016
Publication #:	US20170207216	Pub Dt:	07/20/2017
Title:	MULTIPLE THRESHOLD VOLTAGES USING FIN PITCH AND PROFILE

Patent #:	9960118	Issue Dt:	05/01/2018	Application #:	15001956	Filing Dt:	01/20/2016
Publication #:	US20170207175	Pub Dt:	07/20/2017
Title:	CONTACT USING MULTILAYER LINER

Patent #:	9852259	Issue Dt:	12/26/2017	Application #:	15002550	Filing Dt:	01/21/2016
Publication #:	US20170212977	Pub Dt:	07/27/2017
Title:	AREA AND/OR POWER OPTIMIZATION THROUGH POST-LAYOUT MODIFICATION OF INTEGRATED CIRCUIT (IC) DESIGN BLOCKS

Patent #:	9721059	Issue Dt:	08/01/2017	Application #:	15002808	Filing Dt:	01/21/2016
Publication #:	US20170212978	Pub Dt:	07/27/2017
Title:	POST-LAYOUT THERMAL-AWARE INTEGRATED CIRCUIT PERFORMANCE MODELING

Patent #:	9627389	Issue Dt:	04/18/2017	Application #:	15003304	Filing Dt:	01/21/2016
Title:	METHODS TO FORM MERGED SPACERS FOR USE IN FIN GENERATION IN IC DEVICES

Patent #:	10163558	Issue Dt:	12/25/2018	Application #:	15003532	Filing Dt:	01/21/2016
Publication #:	US20170213637	Pub Dt:	07/27/2017
Title:	VERTICALLY STACKED INDUCTORS AND TRANSFORMERS

Patent #:	9787292	Issue Dt:	10/10/2017	Application #:	15003598	Filing Dt:	01/21/2016
Publication #:	US20170214394	Pub Dt:	07/27/2017
Title:	HIGH PERFORMANCE MULTIPLEXED LATCHES

Patent #:	9589965	Issue Dt:	03/07/2017	Application #:	15004216	Filing Dt:	01/22/2016
Title:	CONTROLLING EPITAXIAL GROWTH OVER EDRAM DEEP TRENCH AND EDRAM SO FORMED

Patent #:	10249502	Issue Dt:	04/02/2019	Application #:	15004751	Filing Dt:	01/22/2016
Publication #:	US20170213739	Pub Dt:	07/27/2017
Title:	LOW RESISTANCE SOURCE DRAIN CONTACT FORMATION WITH TRENCH METASTABLE ALLOYS AND LASER ANNEALING

Patent #:	9972682	Issue Dt:	05/15/2018	Application #:	15004756	Filing Dt:	01/22/2016
Publication #:	US20170213889	Pub Dt:	07/27/2017
Title:	Low Resistance Source Drain Contact Formation

Patent #:	NONE	Issue Dt:		Application #:	15005819	Filing Dt:	01/25/2016
Publication #:	US20170212165	Pub Dt:	07/27/2017
Title:	RESISTANCE MEASUREMENT-DEPENDENT INTEGRATED CIRCUIT CHIP RELIABILITY ESTIMATION

Patent #:	9735060	Issue Dt:	08/15/2017	Application #:	15006304	Filing Dt:	01/26/2016
Publication #:	US20170213767	Pub Dt:	07/27/2017
Title:	HYBRID FIN CUT ETCHING PROCESSES FOR PRODUCTS COMPRISING TAPERED AND NON-TAPERED FINFET SEMICONDUCTOR DEVICES

Patent #:	9793216	Issue Dt:	10/17/2017	Application #:	15006426	Filing Dt:	01/26/2016
Publication #:	US20170213792	Pub Dt:	07/27/2017
Title:	FABRICATION OF IC STRUCTURE WITH METAL PLUG

Patent #:	9607993	Issue Dt:	03/28/2017	Application #:	15007937	Filing Dt:	01/27/2016
Title:	CAPACITOR-TRANSISTOR STRAP CONNECTIONS FOR A MEMORY CELL

Patent #:	9508420	Issue Dt:	11/29/2016	Application #:	15009132	Filing Dt:	01/28/2016
Title:	VOLTAGE-AWARE ADAPTIVE STATIC RANDOM ACCESS MEMORY (SRAM) WRITE ASSIST CIRCUIT

Patent #:	9721949	Issue Dt:	08/01/2017	Application #:	15010189	Filing Dt:	01/29/2016
Publication #:	US20170221888	Pub Dt:	08/03/2017
Title:	METHOD OF FORMING SUPER STEEP RETROGRADE WELLS ON FINFET

Patent #:	10090255	Issue Dt:	10/02/2018	Application #:	15010868	Filing Dt:	01/29/2016
Publication #:	US20170221837	Pub Dt:	08/03/2017
Title:	DICING CHANNELS FOR GLASS INTERPOSERS

Patent #:	9841134	Issue Dt:	12/12/2017	Application #:	15011893	Filing Dt:	02/01/2016
Publication #:	US20170219157	Pub Dt:	08/03/2017
Title:	SYSTEM MANAGING MOBILE SENSORS FOR CONTINUOUS MONITORING OF PIPE NETWORKS

Patent #:	9502507	Issue Dt:	11/22/2016	Application #:	15012107	Filing Dt:	02/01/2016
Title:	METHODS OF FORMING STRAINED CHANNEL REGIONS ON FINFET DEVICES

Patent #:	9760673	Issue Dt:	09/12/2017	Application #:	15012331	Filing Dt:	02/01/2016
Publication #:	US20170220727	Pub Dt:	08/03/2017
Title:	Application specific integrated circuit (ASIC) test screens and selection of such screens

Patent #:	9647145	Issue Dt:	05/09/2017	Application #:	15012563	Filing Dt:	02/01/2016
Title:	METHOD, APPARATUS, AND SYSTEM FOR INCREASING JUNCTION ELECTRIC FIELD OF HIGH CURRENT DIODE

Patent #:	9508850	Issue Dt:	11/29/2016	Application #:	15012760	Filing Dt:	02/01/2016
Publication #:	US20160163862	Pub Dt:	06/09/2016
Title:	EPITAXIAL BLOCK LAYER FOR A FIN FIELD EFFECT TRANSISTOR DEVICE

Patent #:	10429414	Issue Dt:	10/01/2019	Application #:	15013106	Filing Dt:	02/02/2016
Publication #:	US20170219631	Pub Dt:	08/03/2017
Title:	MULTIPLE CONTACT PROBE HEAD DISASSEMBLY METHOD AND SYSTEM

Patent #:	9748235	Issue Dt:	08/29/2017	Application #:	15013169	Filing Dt:	02/02/2016
Publication #:	US20170221889	Pub Dt:	08/03/2017
Title:	GATE STACK FOR INTEGRATED CIRCUIT STRUCTURE AND METHOD OF FORMING SAME

Patent #:	9812447	Issue Dt:	11/07/2017	Application #:	15013393	Filing Dt:	02/02/2016
Publication #:	US20170221887	Pub Dt:	08/03/2017
Title:	BIPOLAR JUNCTION TRANSISTORS WITH EXTRINSIC DEVICE REGIONS FREE OF TRENCH ISOLATION

Patent #:	9721948	Issue Dt:	08/01/2017	Application #:	15013411	Filing Dt:	02/02/2016
Publication #:	US20170221882	Pub Dt:	08/03/2017
Title:	SWITCH IMPROVEMENT USING LAYOUT OPTIMIZATION

Patent #:	10069490	Issue Dt:	09/04/2018	Application #:	15013956	Filing Dt:	02/02/2016
Publication #:	US20170222634	Pub Dt:	08/03/2017
Title:	METHOD, APPARATUS AND SYSTEM FOR VOLTAGE COMPENSATION IN A SEMICONDUCTOR WAFER

Patent #:	9735061	Issue Dt:	08/15/2017	Application #:	15014150	Filing Dt:	02/03/2016
Publication #:	US20170221764	Pub Dt:	08/03/2017
Title:	METHODS TO FORM MULTI THRESHOLD-VOLTAGE DUAL CHANNEL WITHOUT CHANNEL DOPING

Patent #:	9673376	Issue Dt:	06/06/2017	Application #:	15014212	Filing Dt:	02/03/2016
Title:	METHODS TO UTILIZE PIEZOELECTRIC MATERIALS AS GATE DIELECTRIC IN HIGH FREQUENCY RBTs IN AN IC DEVICE

Patent #:	10041976	Issue Dt:	08/07/2018	Application #:	15014479	Filing Dt:	02/03/2016
Publication #:	US20170219626	Pub Dt:	08/03/2017
Title:	GIMBAL ASSEMBLY TEST SYSTEM AND METHOD

Patent #:	9761526	Issue Dt:	09/12/2017	Application #:	15014759	Filing Dt:	02/03/2016
Publication #:	US20170221831	Pub Dt:	08/03/2017
Title:	INTERCONNECT STRUCTURE HAVING TUNGSTEN CONTACT COPPER WIRING

Patent #:	9910124	Issue Dt:	03/06/2018	Application #:	15015176	Filing Dt:	02/04/2016
Publication #:	US20170227622	Pub Dt:	08/10/2017
Title:	APPARATUS AND METHOD FOR VECTOR S-PARAMETER MEASUREMENTS

Patent #:	10056306	Issue Dt:	08/21/2018	Application #:	15015478	Filing Dt:	02/04/2016
Publication #:	US20170229358	Pub Dt:	08/10/2017
Title:	TEST STRUCUTRE FOR MONITORING INTERFACE DELAMINATION

Patent #:	9653330	Issue Dt:	05/16/2017	Application #:	15015535	Filing Dt:	02/04/2016
Title:	THRESHOLD VOLTAGE (VT)-TYPE TRANSISTOR SENSITIVE AND/OR FAN-OUT SENSITIVE SELECTIVE VOLTAGE BINNING

Patent #:	9870936	Issue Dt:	01/16/2018	Application #:	15015578	Filing Dt:	02/04/2016
Publication #:	US20160155654	Pub Dt:	06/02/2016
Title:	WAFER CARRIER PURGE APPARATUSES, AUTOMATED MECHANICAL HANDLING SYSTEMS INCLUDING THE SAME, AND METHODS OF HANDLING A WAFER CARRIER DURING INTEGRATED CIRCUIT FABRICATION

Patent #:	9995692	Issue Dt:	06/12/2018	Application #:	15015614	Filing Dt:	02/04/2016
Publication #:	US20160239012	Pub Dt:	08/18/2016
Title:	SYSTEMS AND METHODS OF CONTROLLING A MANUFACTURING PROCESS FOR A MICROELECTRONIC COMPONENT

Patent #:	9852959	Issue Dt:	12/26/2017	Application #:	15017004	Filing Dt:	02/05/2016
Publication #:	US20170229362	Pub Dt:	08/10/2017
Title:	CORROSION RESISTANT CHIP SIDEWALL CONNECTION WITH CRACKSTOP AND HERMETIC SEAL

Patent #:	9947788	Issue Dt:	04/17/2018	Application #:	15019273	Filing Dt:	02/09/2016
Publication #:	US20170229578	Pub Dt:	08/10/2017
Title:	DEVICE WITH DIFFUSION BLOCKING LAYER IN SOURCE/DRAIN REGION

Patent #:	10490296	Issue Dt:	11/26/2019	Application #:	15019590	Filing Dt:	02/09/2016
Publication #:	US20170229191	Pub Dt:	08/10/2017
Title:	MEMORY BUILT-IN SELF-TEST (MBIST) TEST TIME REDUCTION

Patent #:	9510418	Issue Dt:	11/29/2016	Application #:	15024633	Filing Dt:	03/25/2016
Publication #:	US20160242253	Pub Dt:	08/18/2016
Title:	LIGHT EMITTING DIODE (LED) DIMMER CIRCUIT AND DIMMING METHOD FOR LEDS

Patent #:	9798852	Issue Dt:	10/24/2017	Application #:	15040235	Filing Dt:	02/10/2016
Publication #:	US20160378906	Pub Dt:	12/29/2016
Title:	METHODS OF DESIGN RULE CHECKING OF CIRCUIT DESIGNS

Patent #:	9515088	Issue Dt:	12/06/2016	Application #:	15040278	Filing Dt:	02/10/2016
Title:	HIGH DENSITY AND MODULAR CMOS LOGIC BASED ON 3D STACKED, INDEPENDENT-GATE, JUNCTIONLESS FINFETS

Patent #:	9954002	Issue Dt:	04/24/2018	Application #:	15040307	Filing Dt:	02/10/2016
Publication #:	US20160163739	Pub Dt:	06/09/2016
Title:	MULTI-GATE FIELD EFFECT TRANSISTOR (FET) INCLUDING ISOLATED FIN BODY

Patent #:	9898573	Issue Dt:	02/20/2018	Application #:	15040453	Filing Dt:	02/10/2016
Publication #:	US20170228491	Pub Dt:	08/10/2017
Title:	DESIGN RULE AND PROCESS ASSUMPTION CO-OPTIMIZATION USING FEATURE-SPECIFIC LAYOUT-BASED STATISTICAL ANALYSES

Patent #:	9601490	Issue Dt:	03/21/2017	Application #:	15040953	Filing Dt:	02/10/2016
Publication #:	US20160163705	Pub Dt:	06/09/2016
Title:	FINFET WORK FUNCTION METAL FORMATION

Patent #:	9703036	Issue Dt:	07/11/2017	Application #:	15041103	Filing Dt:	02/11/2016
Publication #:	US20160170140	Pub Dt:	06/16/2016
Title:	OPTOELECTRONIC STRUCTURES HAVING MULTI-LEVEL OPTICAL WAVEGUIDES AND METHODS OF FORMING THE STRUCTURES

Patent #:	9791771	Issue Dt:	10/17/2017	Application #:	15041476	Filing Dt:	02/11/2016
Publication #:	US20170235217	Pub Dt:	08/17/2017
Title:	A PHOTOMASK STRUCTURE WITH AN ETCH STOP LAYER THAT ENABLES REPAIRS OF DETECTED DEFECTS THEREIN AND EXTREME ULTRAVIOLET (EUV) PHOTOLITHOGRAPHY METHODS USING THE PHOTOMASK STRUCTURE

Patent #:	9536992	Issue Dt:	01/03/2017	Application #:	15041581	Filing Dt:	02/11/2016
Publication #:	US20160163821	Pub Dt:	06/09/2016
Title:	SEMICONDUCTOR STRUCTURE INCLUDING A FERROELECTRIC TRANSISTOR AND METHOD FOR THE FORMATION THEREOF

Patent #:	9698179	Issue Dt:	07/04/2017	Application #:	15042547	Filing Dt:	02/12/2016
Publication #:	US20170040354	Pub Dt:	02/09/2017
Title:	CAPACITOR STRUCTURE AND METHOD OF FORMING A CAPACITOR STRUCTURE

Patent #:	10114919	Issue Dt:	10/30/2018	Application #:	15042815	Filing Dt:	02/12/2016
Publication #:	US20170235865	Pub Dt:	08/17/2017
Title:	PLACING AND ROUTING METHOD FOR IMPLEMENTING BACK BIAS IN FDSOI

Patent #:	9455199	Issue Dt:	09/27/2016	Application #:	15044219	Filing Dt:	02/16/2016
Title:	METHODS OF FORMING STRAINED AND RELAXED GERMANIUM FINS FOR PMOS AND NMOS FINFET DEVICES, RESPECTIVELY

Patent #:	9786765	Issue Dt:	10/10/2017	Application #:	15044431	Filing Dt:	02/16/2016
Publication #:	US20170236917	Pub Dt:	08/17/2017
Title:	FINFET HAVING NOTCHED FINS AND METHOD OF FORMING SAME

Patent #:	9898572	Issue Dt:	02/20/2018	Application #:	15045466	Filing Dt:	02/17/2016
Publication #:	US20170235867	Pub Dt:	08/17/2017
Title:	METAL LINE LAYOUT BASED ON LINE SHIFTING

Patent #:	9663346	Issue Dt:	05/30/2017	Application #:	15046245	Filing Dt:	02/17/2016
Title:	MEMS-BASED RESONANT FINFET

Patent #:	10322493	Issue Dt:	06/18/2019	Application #:	15046496	Filing Dt:	02/18/2016
Publication #:	US20160158912	Pub Dt:	06/09/2016
Title:	CHEMICAL MECHANICAL POLISHING APPARATUS

Patent #:	9589847	Issue Dt:	03/07/2017	Application #:	15046916	Filing Dt:	02/18/2016
Title:	METAL LAYER TIP TO TIP SHORT

Patent #:	9601187	Issue Dt:	03/21/2017	Application #:	15046983	Filing Dt:	02/18/2016
Title:	METHOD, APPARATUS, AND SYSTEM FOR GLOBAL HEALING OF STABILITY-LIMITED DIE THROUGH BIAS TEMPERATURE INSTABILITY

Patent #:	9761480	Issue Dt:	09/12/2017	Application #:	15047137	Filing Dt:	02/18/2016
Publication #:	US20170243782	Pub Dt:	08/24/2017
Title:	METHODS OF FORMING FIELD EFFECT TRANSISTOR (FET) AND NON-FET CIRCUIT ELEMENTS ON A SEMICONDUCTOR-ON-INSULATOR SUBSTRATE

Patent #:	9601188	Issue Dt:	03/21/2017	Application #:	15047139	Filing Dt:	02/18/2016
Title:	METHOD, APPARATUS AND SYSTEM FOR TARGETED HEALING OF STABILITY FAILURES THROUGH BIAS TEMPERATURE INSTABILITY

Patent #:	9704600	Issue Dt:	07/11/2017	Application #:	15047271	Filing Dt:	02/18/2016
Title:	METHOD, APPARATUS, AND SYSTEM FOR GLOBAL HEALING OF WRITE-LIMITED DIE THROUGH BIAS TEMPERATURE INSTABILITY

Patent #:	9916212	Issue Dt:	03/13/2018	Application #:	15047395	Filing Dt:	02/18/2016
Publication #:	US20170242759	Pub Dt:	08/24/2017
Title:	METHOD, APPARATUS, AND SYSTEM FOR TARGETED HEALING OF WRITE FAILS THROUGH BIAS TEMPERATURE INSTABILITY

Patent #:	9842184	Issue Dt:	12/12/2017	Application #:	15047878	Filing Dt:	02/19/2016
Publication #:	US20170076031	Pub Dt:	03/16/2017
Title:	METHOD, APPARATUS AND SYSTEM FOR USING HYBRID LIBRARY TRACK DESIGN FOR SOI TECHNOLOGY

100

Patent #:	9754071	Issue Dt:	09/05/2017	Application #:	15048066	Filing Dt:	02/19/2016
Publication #:	US20170242952	Pub Dt:	08/24/2017
Title:	INTEGRATED CIRCUIT (IC) DESIGN ANALYSIS AND FEATURE EXTRACTION

Assignor

GLOBALFOUNDRIES INC.

Exec Dt:

11/27/2018

Assignee

WILMINGTON TRUST, NATIONAL ASSOCIATION

1100 NORTH MARKET STREET

WILMINGTON, DELAWARE 19801

Correspondence name and address
	CT CORPORATION
	4400 EASTON COMMONS WAY
	SUITE 125
	COLUMBUS, OH 43219

Search Results as of: 05/08/2024 05:44 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6