USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	049490/0001			Pages:	892
		Recorded:	11/29/2018
Conveyance:	SECURITY AGREEMENT

Total properties: 13706
Page 132 of 138
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138

Patent #:	10153224	Issue Dt:	12/11/2018	Application #:	15264957	Filing Dt:	09/14/2016
Publication #:	US20180076110	Pub Dt:	03/15/2018
Title:	BACKSIDE SPACER STRUCTURES FOR IMPROVED THERMAL PERFORMANCE

Patent #:	9812575	Issue Dt:	11/07/2017	Application #:	15266092	Filing Dt:	09/15/2016
Title:	CONTACT FORMATION FOR STACKED FINFETs

Patent #:	9837168	Issue Dt:	12/05/2017	Application #:	15266201	Filing Dt:	09/15/2016
Title:	WORD LINE VOLTAGE GENERATOR FOR PROGRAMMABLE MEMORY ARRAY

Patent #:	9721628	Issue Dt:	08/01/2017	Application #:	15266261	Filing Dt:	09/15/2016
Title:	ADDRESS BASED MEMORY DATA PATH PROGRAMMING SCHEME

Patent #:	9685497	Issue Dt:	06/20/2017	Application #:	15266439	Filing Dt:	09/15/2016
Publication #:	US20170005159	Pub Dt:	01/05/2017
Title:	EMBEDDED METAL-INSULATOR-METAL CAPACITOR

Patent #:	9972697	Issue Dt:	05/15/2018	Application #:	15267887	Filing Dt:	09/16/2016
Publication #:	US20170005179	Pub Dt:	01/05/2017
Title:	METHOD TO IMPROVE RELIABILITY OF REPLACEMENT GATE DEVICE

Patent #:	10347745	Issue Dt:	07/09/2019	Application #:	15268751	Filing Dt:	09/19/2016
Publication #:	US20180083121	Pub Dt:	03/22/2018
Title:	METHODS OF FORMING BOTTOM AND TOP SOURCE/DRAIN REGIONS ON A VERTICAL TRANSISTOR DEVICE

Patent #:	10170616	Issue Dt:	01/01/2019	Application #:	15268796	Filing Dt:	09/19/2016
Publication #:	US20180083136	Pub Dt:	03/22/2018
Title:	METHODS OF FORMING A VERTICAL TRANSISTOR DEVICE

Patent #:	10049917	Issue Dt:	08/14/2018	Application #:	15269023	Filing Dt:	09/19/2016
Publication #:	US20180082889	Pub Dt:	03/22/2018
Title:	FDSOI CHANNEL CONTROL BY IMPLANTED HIGH-K BURIED OXIDE

Patent #:	10020809	Issue Dt:	07/10/2018	Application #:	15269139	Filing Dt:	09/19/2016
Publication #:	US20180083629	Pub Dt:	03/22/2018
Title:	INTEGRATED LEVEL TRANSLATOR AND LATCH FOR FENCE ARCHITECTURE

Patent #:	10013519	Issue Dt:	07/03/2018	Application #:	15270598	Filing Dt:	09/20/2016
Publication #:	US20180082007	Pub Dt:	03/22/2018
Title:	PERFORMANCE MATCHING IN THREE-DIMENSIONAL (3D) INTEGRATED CIRCUIT (IC) USING BACK-BIAS COMPENSATION

Patent #:	NONE	Issue Dt:		Application #:	15271058	Filing Dt:	09/20/2016
Publication #:	US20180083441	Pub Dt:	03/22/2018
Title:	METHOD, APPARATUS, AND SYSTEM FOR A SEMICONDUCTOR DEVICE HAVING NOVEL ELECTROSTATIC DISCHARGE (ESD) PROTECTION SCHEME AND CIRCUIT

Patent #:	9818640	Issue Dt:	11/14/2017	Application #:	15271475	Filing Dt:	09/21/2016
Title:	APPARATUS AND METHOD OF FORMING SELF-ALIGNED CUTS IN A NON-MANDREL LINE OF AN ARRAY OF METAL LINES

Patent #:	9818641	Issue Dt:	11/14/2017	Application #:	15271497	Filing Dt:	09/21/2016
Title:	APPARATUS AND METHOD OF FORMING SELF-ALIGNED CUTS IN MANDREL AND A NON-MANDREL LINES OF AN ARRAY OF METAL LINES

Patent #:	9978608	Issue Dt:	05/22/2018	Application #:	15271511	Filing Dt:	09/21/2016
Publication #:	US20180082852	Pub Dt:	03/22/2018
Title:	FIN PATTERNING FOR A FIN-TYPE FIELD-EFFECT TRANSISTOR

Patent #:	9786545	Issue Dt:	10/10/2017	Application #:	15271519	Filing Dt:	09/21/2016
Title:	METHOD OF FORMING ANA REGIONS IN AN INTEGRATED CIRCUIT

Patent #:	9923046	Issue Dt:	03/20/2018	Application #:	15271730	Filing Dt:	09/21/2016
Publication #:	US20180083089	Pub Dt:	03/22/2018
Title:	SEMICONDUCTOR DEVICE RESISTOR STRUCTURE

Patent #:	9853115	Issue Dt:	12/26/2017	Application #:	15272919	Filing Dt:	09/22/2016
Publication #:	US20170125535	Pub Dt:	05/04/2017
Title:	HYBRID SOURCE AND DRAIN CONTACT FORMATION USING METAL LINER AND METAL INSULATOR SEMICONDUCTOR CONTACTS

Patent #:	10256126	Issue Dt:	04/09/2019	Application #:	15272924	Filing Dt:	09/22/2016
Publication #:	US20180082871	Pub Dt:	03/22/2018
Title:	GAS FLOW PROCESS CONTROL SYSTEM AND METHOD USING CRYSTAL MICROBALANCE(S)

Patent #:	9748351	Issue Dt:	08/29/2017	Application #:	15273777	Filing Dt:	09/23/2016
Publication #:	US20170012105	Pub Dt:	01/12/2017
Title:	PROCESS FOR INTEGRATED CIRCUIT FABRICATION INCLUDING A UNIFORM DEPTH TUNGSTEN RECESS TECHNIQUE

Patent #:	10749031	Issue Dt:	08/18/2020	Application #:	15273778	Filing Dt:	09/23/2016
Publication #:	US20170012130	Pub Dt:	01/12/2017
Title:	LARGE AREA CONTACTS FOR SMALL TRANSISTORS

Patent #:	9960086	Issue Dt:	05/01/2018	Application #:	15274974	Filing Dt:	09/23/2016
Publication #:	US20180090391	Pub Dt:	03/29/2018
Title:	METHODS, APPARATUS AND SYSTEM FOR SELF-ALIGNED RETROGRADE WELL DOPING FOR FINFET DEVICES

Patent #:	10818773	Issue Dt:	10/27/2020	Application #:	15276060	Filing Dt:	09/26/2016
Publication #:	US20170125414	Pub Dt:	05/04/2017
Title:	TRENCH SILICIDE CONTACTS WITH HIGH SELECTIVITY PROCESS

Patent #:	9875956	Issue Dt:	01/23/2018	Application #:	15276182	Filing Dt:	09/26/2016
Title:	INTEGRATED INTERFACE STRUCTURE

Patent #:	10069015	Issue Dt:	09/04/2018	Application #:	15276372	Filing Dt:	09/26/2016
Publication #:	US20180090624	Pub Dt:	03/29/2018
Title:	Width Adjustment of Stacked Nanowires

Patent #:	NONE	Issue Dt:		Application #:	15276840	Filing Dt:	09/27/2016
Publication #:	US20180089354	Pub Dt:	03/29/2018
Title:	METHOD TO REDUCE HOT SPOTS AND RECOVER VT/AREA ON INTEGRATED CIRCUIT CHIPS USING SLEW WINDOW SHIFT

Patent #:	9774302	Issue Dt:	09/26/2017	Application #:	15277344	Filing Dt:	09/27/2016
Title:	AMPLIFIER CIRCUIT WITH SINGLE-ENDED INPUT AND DIFFERENTIAL OUTPUTS

Patent #:	10283584	Issue Dt:	05/07/2019	Application #:	15277583	Filing Dt:	09/27/2016
Publication #:	US20180090558	Pub Dt:	03/29/2018
Title:	CAPACITIVE STRUCTURE IN A SEMICONDUCTOR DEVICE HAVING REDUCED CAPACITANCE VARIABILITY

Patent #:	9786607	Issue Dt:	10/10/2017	Application #:	15277732	Filing Dt:	09/27/2016
Publication #:	US20170018459	Pub Dt:	01/19/2017
Title:	INTERCONNECT STRUCTURE INCLUDING MIDDLE OF LINE (MOL) METAL LAYER LOCAL INTERCONNECT ON ETCH STOP LAYER

Patent #:	10055535	Issue Dt:	08/21/2018	Application #:	15277796	Filing Dt:	09/27/2016
Publication #:	US20180089357	Pub Dt:	03/29/2018
Title:	METHOD, SYSTEM AND PROGRAM PRODUCT FOR IDENTIFYING ANOMALIES IN INTEGRATED CIRCUIT DESIGN LAYOUTS

Patent #:	9799746	Issue Dt:	10/24/2017	Application #:	15278925	Filing Dt:	09/28/2016
Publication #:	US20170077258	Pub Dt:	03/16/2017
Title:	PREVENTING LEAKAGE INSIDE AIR-GAP SPACER DURING CONTACT FORMATION

Patent #:	10141229	Issue Dt:	11/27/2018	Application #:	15279559	Filing Dt:	09/29/2016
Publication #:	US20180090386	Pub Dt:	03/29/2018
Title:	PROCESS FOR FORMING SEMICONDUCTOR LAYERS OF DIFFERENT THICKNESS IN FDSOI TECHNOLOGIES

Patent #:	9831131	Issue Dt:	11/28/2017	Application #:	15279732	Filing Dt:	09/29/2016
Title:	METHOD FOR FORMING NANOWIRES INCLUDING MULTIPLE INTEGRATED DEVICES WITH ALTERNATE CHANNEL MATERIALS

Patent #:	10199480	Issue Dt:	02/05/2019	Application #:	15280451	Filing Dt:	09/29/2016
Publication #:	US20180090598	Pub Dt:	03/29/2018
Title:	CONTROLLING SELF-ALIGNED GATE LENGTH IN VERTICAL TRANSISTOR REPLACEMENT GATE FLOW

Patent #:	9685537	Issue Dt:	06/20/2017	Application #:	15280521	Filing Dt:	09/29/2016
Title:	GATE LENGTH CONTROL FOR VERTICAL TRANSISTORS AND INTEGRATION WITH REPLACEMENT GATE FLOW

Patent #:	10042973	Issue Dt:	08/07/2018	Application #:	15281183	Filing Dt:	09/30/2016
Publication #:	US20180096093	Pub Dt:	04/05/2018
Title:	EXPANSION OF ALLOWED DESIGN RULE SPACE BY WAIVING BENIGN GEOMETRIES

Patent #:	9882025	Issue Dt:	01/30/2018	Application #:	15281227	Filing Dt:	09/30/2016
Title:	METHODS OF SIMULTANEOUSLY FORMING BOTTOM AND TOP SPACERS ON A VERTICAL TRANSISTOR DEVICE

Patent #:	9991155	Issue Dt:	06/05/2018	Application #:	15281418	Filing Dt:	09/30/2016
Publication #:	US20180096884	Pub Dt:	04/05/2018
Title:	LOCAL TRAP-RICH ISOLATION

Patent #:	9953876	Issue Dt:	04/24/2018	Application #:	15282211	Filing Dt:	09/30/2016
Publication #:	US20180096894	Pub Dt:	04/05/2018
Title:	METHOD OF FORMING A SEMICONDUCTOR DEVICE STRUCTURE AND SEMICONDUCTOR DEVICE STRUCTURE

Patent #:	9864132	Issue Dt:	01/09/2018	Application #:	15282320	Filing Dt:	09/30/2016
Title:	SILICON WAVEGUIDE DEVICES IN INTEGRATED PHOTONICS

Patent #:	9837553	Issue Dt:	12/05/2017	Application #:	15282415	Filing Dt:	09/30/2016
Title:	VERTICAL FIELD EFFECT TRANSISTOR

Patent #:	9601335	Issue Dt:	03/21/2017	Application #:	15282836	Filing Dt:	09/30/2016
Publication #:	US20170033196	Pub Dt:	02/02/2017
Title:	TRENCH FORMATION FOR DIELECTRIC FILLED CUT REGION

Patent #:	9698230	Issue Dt:	07/04/2017	Application #:	15283951	Filing Dt:	10/03/2016
Publication #:	US20170141198	Pub Dt:	05/18/2017
Title:	MOSFET WITH ASYMMETRIC SELF-ALIGNED CONTACT

Patent #:	9953879	Issue Dt:	04/24/2018	Application #:	15284110	Filing Dt:	10/03/2016
Publication #:	US20180096895	Pub Dt:	04/05/2018
Title:	PREVENTING OXIDATION DEFECTS IN STRAIN-RELAXED FINS BY REDUCING LOCAL GAP FILL VOIDS

Patent #:	10153162	Issue Dt:	12/11/2018	Application #:	15284773	Filing Dt:	10/04/2016
Publication #:	US20180096839	Pub Dt:	04/05/2018
Title:	SHRINK PROCESS AWARE ASSIST FEATURES

Patent #:	10079173	Issue Dt:	09/18/2018	Application #:	15285092	Filing Dt:	10/04/2016
Publication #:	US20180096932	Pub Dt:	04/05/2018
Title:	METHODS OF FORMING METALLIZATION LINES ON INTEGRATED CIRCUIT PRODUCTS AND THE RESULTING PRODUCTS

Patent #:	10049944	Issue Dt:	08/14/2018	Application #:	15285978	Filing Dt:	10/05/2016
Publication #:	US20180096899	Pub Dt:	04/05/2018
Title:	METHOD OF MANUFACTURING SELECTIVE NANOSTRUCTURES INTO FINFET PROCESS FLOW

Patent #:	9646962	Issue Dt:	05/09/2017	Application #:	15285985	Filing Dt:	10/05/2016
Title:	LOW LEAKAGE GATE CONTROLLED VERTICAL ELECTROSTATIC DISCHARGE PROTECTION DEVICE INTEGRATION WITH A PLANAR FINFET

Patent #:	9812365	Issue Dt:	11/07/2017	Application #:	15286117	Filing Dt:	10/05/2016
Title:	METHODS OF CUTTING GATE STRUCTURES ON TRANSISTOR DEVICES

Patent #:	10096595	Issue Dt:	10/09/2018	Application #:	15286196	Filing Dt:	10/05/2016
Publication #:	US20170125403	Pub Dt:	05/04/2017
Title:	ANTENNA DIODE CIRCUIT FOR MANUFACTURING OF SEMICONDUCTOR DEVICES

Patent #:	9793395	Issue Dt:	10/17/2017	Application #:	15287134	Filing Dt:	10/06/2016
Title:	VERTICAL VACUUM CHANNEL TRANSISTOR

Patent #:	10062612	Issue Dt:	08/28/2018	Application #:	15288503	Filing Dt:	10/07/2016
Publication #:	US20180102291	Pub Dt:	04/12/2018
Title:	METHOD AND SYSTEM FOR CONSTRUCTING FINFET DEVICES HAVING A SUPER STEEP RETROGRADE WELL

Patent #:	9812368	Issue Dt:	11/07/2017	Application #:	15289158	Filing Dt:	10/08/2016
Publication #:	US20170162451	Pub Dt:	06/08/2017
Title:	METHOD TO PREVENT LATERAL EPITAXIAL GROWTH IN SEMICONDUCTOR DEVICES

Patent #:	9825044	Issue Dt:	11/21/2017	Application #:	15289161	Filing Dt:	10/08/2016
Publication #:	US20170162584	Pub Dt:	06/08/2017
Title:	METHOD TO PREVENT LATERAL EPITAXIAL GROWTH IN SEMICONDUCTOR DEVICES

Patent #:	10147714	Issue Dt:	12/04/2018	Application #:	15289401	Filing Dt:	10/10/2016
Publication #:	US20180102354	Pub Dt:	04/12/2018
Title:	METHOD, APPARATUS, AND SYSTEM FOR TWO-DIMENSIONAL POWER RAIL TO ENABLE SCALING OF A STANDARD CELL

Patent #:	9711447	Issue Dt:	07/18/2017	Application #:	15290277	Filing Dt:	10/11/2016
Title:	SELF-ALIGNED LITHOGRAPHIC PATTERNING WITH VARIABLE SPACINGS

Patent #:	10331844	Issue Dt:	06/25/2019	Application #:	15290569	Filing Dt:	10/11/2016
Publication #:	US20180102289	Pub Dt:	04/12/2018
Title:	TUNABLE CURRENT RATIO IN A CURRENT MIRROR

Patent #:	NONE	Issue Dt:		Application #:	15291275	Filing Dt:	10/12/2016
Publication #:	US20180102318	Pub Dt:	04/12/2018
Title:	COMPOUND RESISTOR STRUCTURE FOR SEMICONDUCTOR DEVICE

Patent #:	9911619	Issue Dt:	03/06/2018	Application #:	15291446	Filing Dt:	10/12/2016
Title:	FIN CUT WITH ALTERNATING TWO COLOR FIN HARDMASK

Patent #:	10211090	Issue Dt:	02/19/2019	Application #:	15291561	Filing Dt:	10/12/2016
Publication #:	US20180102422	Pub Dt:	04/12/2018
Title:	TRANSISTOR WITH AN AIRGAP FOR REDUCED BASE-EMITTER CAPACITANCE AND METHOD OF FORMING THE TRANSISTOR

Patent #:	9911657	Issue Dt:	03/06/2018	Application #:	15291750	Filing Dt:	10/12/2016
Publication #:	US20170154821	Pub Dt:	06/01/2017
Title:	SEMICONDUCTOR DEVICE INCLUDING FINFET AND FIN VARACTOR

Patent #:	10283423	Issue Dt:	05/07/2019	Application #:	15292184	Filing Dt:	10/13/2016
Publication #:	US20170033023	Pub Dt:	02/02/2017
Title:	TEST STRUCTURE MACRO FOR MONITORING DIMENSIONS OF DEEP TRENCH ISOLATION REGIONS AND LOCAL TRENCH ISOLATION REGIONS

Patent #:	9960207	Issue Dt:	05/01/2018	Application #:	15292445	Filing Dt:	10/13/2016
Publication #:	US20180108706	Pub Dt:	04/19/2018
Title:	SPIN-SELECTIVE ELECTRON RELAY

Patent #:	10083958	Issue Dt:	09/25/2018	Application #:	15292488	Filing Dt:	10/13/2016
Publication #:	US20180108651	Pub Dt:	04/19/2018
Title:	DEEP TRENCH METAL-INSULATOR-METAL CAPACITORS

Patent #:	10049979	Issue Dt:	08/14/2018	Application #:	15292721	Filing Dt:	10/13/2016
Publication #:	US20180108607	Pub Dt:	04/19/2018
Title:	IC STRUCTURE INCLUDING TSV HAVING METAL RESISTANT TO HIGH TEMPERATURES AND METHOD OF FORMING SAME

Patent #:	NONE	Issue Dt:		Application #:	15292808	Filing Dt:	10/13/2016
Publication #:	US20180108732	Pub Dt:	04/19/2018
Title:	NOTCHED FIN STRUCTURES AND METHODS OF MANUFACTURE

Patent #:	NONE	Issue Dt:		Application #:	15293461	Filing Dt:	10/14/2016
Publication #:	US20180108654	Pub Dt:	04/19/2018
Title:	FINFET DEVICE WITH LOW RESISTANCE FINS

Patent #:	9947590	Issue Dt:	04/17/2018	Application #:	15294228	Filing Dt:	10/14/2016
Publication #:	US20180108571	Pub Dt:	04/19/2018
Title:	METHOD, APPARATUS, AND SYSTEM FOR USING A COVER MASK FOR ENABLING METAL LINE JUMPING OVER MOL FEATURES IN A STANDARD CELL

Patent #:	9893718	Issue Dt:	02/13/2018	Application #:	15295299	Filing Dt:	10/17/2016
Title:	TRANSMISSION DRIVER IMPEDANCE CALIBRATION CIRCUIT

Patent #:	9947789	Issue Dt:	04/17/2018	Application #:	15295338	Filing Dt:	10/17/2016
Publication #:	US20180108776	Pub Dt:	04/19/2018
Title:	VERTICAL TRANSISTORS STRESSED FROM VARIOUS DIRECTIONS

Patent #:	NONE	Issue Dt:		Application #:	15296770	Filing Dt:	10/18/2016
Publication #:	US20170040274	Pub Dt:	02/09/2017
Title:	BOND PAD STRUCTURE FOR LOW TEMPERATURE FLIP CHIP BONDING

Patent #:	10192748	Issue Dt:	01/29/2019	Application #:	15297848	Filing Dt:	10/19/2016
Publication #:	US20180108535	Pub Dt:	04/19/2018
Title:	CONTROLLING OF ETCH DEPTH IN DEEP VIA ETCHING PROCESSES AND RESULTANT STRUCTURES

Patent #:	10002965	Issue Dt:	06/19/2018	Application #:	15298648	Filing Dt:	10/20/2016
Publication #:	US20170125578	Pub Dt:	05/04/2017
Title:	FIN FIELD EFFECT TRANSISTOR COMPLEMENTARY METAL OXIDE SEMICONDUCTOR WITH DUAL STRAINED CHANNELS WITH SOLID PHASE DOPING

Patent #:	10718806	Issue Dt:	07/21/2020	Application #:	15299824	Filing Dt:	10/21/2016
Publication #:	US20180113166	Pub Dt:	04/26/2018
Title:	HIGH SPEED AND HIGH PRECISION CHARACTERIZATION OF VTSAT AND VTLIN OF FET ARRAYS

Patent #:	10468310	Issue Dt:	11/05/2019	Application #:	15334964	Filing Dt:	10/26/2016
Publication #:	US20180114730	Pub Dt:	04/26/2018
Title:	SPACER INTEGRATION SCHEME FOR NFET AND PFET DEVICES

Patent #:	RE47630	Issue Dt:	10/01/2019	Application #:	15335313	Filing Dt:	10/26/2016
Title:	SEMICONDUCTOR DEVICE HAVING A SELF-FORMING BARRIER LAYER AT VIA BOTTOM

Patent #:	10056408	Issue Dt:	08/21/2018	Application #:	15335549	Filing Dt:	10/27/2016
Publication #:	US20170047350	Pub Dt:	02/16/2017
Title:	STRUCTURE AND METHOD TO FORM A FINFET DEVICE

Patent #:	9679805	Issue Dt:	06/13/2017	Application #:	15336589	Filing Dt:	10/27/2016
Publication #:	US20170047247	Pub Dt:	02/16/2017
Title:	SELF-ALIGNED BACK END OF LINE CUT

Patent #:	10411832	Issue Dt:	09/10/2019	Application #:	15336974	Filing Dt:	10/28/2016
Publication #:	US20180123733	Pub Dt:	05/03/2018
Title:	ETHERNET PHYSICAL LAYER DEVICE HAVING INTEGRATED PHYSICAL CODING AND FORWARD ERROR CORRECTION SUB-LAYERS

Patent #:	9905707	Issue Dt:	02/27/2018	Application #:	15337026	Filing Dt:	10/28/2016
Title:	MOS CAPACITIVE STRUCTURE OF REDUCED CAPACITANCE VARIABILITY

Patent #:	10177241	Issue Dt:	01/08/2019	Application #:	15337254	Filing Dt:	10/28/2016
Publication #:	US20180122919	Pub Dt:	05/03/2018
Title:	METHODS OF FORMING A GATE CONTACT FOR A TRANSISTOR ABOVE THE ACTIVE REGION AND AN AIR GAP ADJACENT THE GATE OF THE TRANSISTOR

Patent #:	9972721	Issue Dt:	05/15/2018	Application #:	15337368	Filing Dt:	10/28/2016
Publication #:	US20180122956	Pub Dt:	05/03/2018
Title:	THICK FDSOI SOURCE-DRAIN IMPROVEMENT

Patent #:	9842845	Issue Dt:	12/12/2017	Application #:	15337441	Filing Dt:	10/28/2016
Title:	METHOD OF FORMING A SEMICONDUCTOR DEVICE STRUCTURE AND SEMICONDUCTOR DEVICE STRUCTURE

Patent #:	9831124	Issue Dt:	11/28/2017	Application #:	15338070	Filing Dt:	10/28/2016
Title:	INTERCONNECT STRUCTURES

Patent #:	10181468	Issue Dt:	01/15/2019	Application #:	15338512	Filing Dt:	10/31/2016
Publication #:	US20180122795	Pub Dt:	05/03/2018
Title:	MEMORY CELL WITH ASYMMETRICAL TRANSISTOR, ASYMMETRICAL TRANSISTOR AND METHOD OF FORMING

Patent #:	10439031	Issue Dt:	10/08/2019	Application #:	15338925	Filing Dt:	10/31/2016
Publication #:	US20180122913	Pub Dt:	05/03/2018
Title:	INTEGRATION OF VERTICAL-TRANSPORT TRANSISTORS AND ELECTRICAL FUSES

Patent #:	10446399	Issue Dt:	10/15/2019	Application #:	15339497	Filing Dt:	10/31/2016
Publication #:	US20180122644	Pub Dt:	05/03/2018
Title:	HARD MASK LAYER TO REDUCE LOSS OF ISOLATION MATERIAL DURING DUMMY GATE REMOVAL

Patent #:	NONE	Issue Dt:		Application #:	15340491	Filing Dt:	11/01/2016
Publication #:	US20170053982	Pub Dt:	02/23/2017
Title:	SERIES RESISTANCE REDUCTION IN VERTICALLY STACKED SILICON NANOWIRE TRANSISTORS

Patent #:	9916896	Issue Dt:	03/13/2018	Application #:	15340579	Filing Dt:	11/01/2016
Title:	TERNARY CONTENT ADDRESSABLE MEMORY (TCAM) FOR MULTI BIT MISS DETECT CIRCUIT

Patent #:	9806078	Issue Dt:	10/31/2017	Application #:	15341240	Filing Dt:	11/02/2016
Title:	FINFET SPACER FORMATION ON GATE SIDEWALLS, BETWEEN THE CHANNEL AND SOURCE/DRAIN REGIONS

Patent #:	9853117	Issue Dt:	12/26/2017	Application #:	15342396	Filing Dt:	11/03/2016
Publication #:	US20170077099	Pub Dt:	03/16/2017
Title:	SPACER CHAMFERING GATE STACK SCHEME

Patent #:	9793157	Issue Dt:	10/17/2017	Application #:	15342440	Filing Dt:	11/03/2016
Publication #:	US20170125284	Pub Dt:	05/04/2017
Title:	ETCH STOP FOR AIRGAP PROTECTION

Patent #:	9876010	Issue Dt:	01/23/2018	Application #:	15342464	Filing Dt:	11/03/2016
Title:	RESISTOR DISPOSED DIRECTLY UPON A SAC CAP OF A GATE STRUCTURE OF A SEMICONDUCTOR STRUCTURE

Patent #:	9773781	Issue Dt:	09/26/2017	Application #:	15342498	Filing Dt:	11/03/2016
Title:	RESISTOR AND CAPACITOR DISPOSED DIRECTLY UPON A SAC CAP OF A GATE STRUCTURE OF A SEMICONDUCTOR STRUCTURE

Patent #:	9842741	Issue Dt:	12/12/2017	Application #:	15342794	Filing Dt:	11/03/2016
Publication #:	US20170076954	Pub Dt:	03/16/2017
Title:	REMOVAL OF SEMICONDUCTOR GROWTH DEFECTS

Patent #:	9929057	Issue Dt:	03/27/2018	Application #:	15342801	Filing Dt:	11/03/2016
Publication #:	US20170076987	Pub Dt:	03/16/2017
Title:	HDP FILL WITH REDUCED VOID FORMATION AND SPACER DAMAGE

Patent #:	10134903	Issue Dt:	11/20/2018	Application #:	15343021	Filing Dt:	11/03/2016
Publication #:	US20170077306	Pub Dt:	03/16/2017
Title:	VERTICAL SLIT TRANSISTOR WITH OPTIMIZED AC PERFORMANCE

Patent #:	10164104	Issue Dt:	12/25/2018	Application #:	15343590	Filing Dt:	11/04/2016
Publication #:	US20180130899	Pub Dt:	05/10/2018
Title:	METHOD TO FORM AIR-GAP SPACERS AND AIR-GAP SPACER-CONTAINING STRUCTURES

Patent #:	10388754	Issue Dt:	08/20/2019	Application #:	15343776	Filing Dt:	11/04/2016
Publication #:	US20170117276	Pub Dt:	04/27/2017
Title:	UNMERGED EPITAXIAL PROCESS FOR FINFET DEVICES WITH AGGRESSIVE FIN PITCH SCALING

100

Patent #:	10115807	Issue Dt:	10/30/2018	Application #:	15343821	Filing Dt:	11/04/2016
Publication #:	US20170141214	Pub Dt:	05/18/2017
Title:	METHOD, APPARATUS AND SYSTEM FOR IMPROVED PERFORMANCE USING TALL FINS IN FINFET DEVICES

Assignor

GLOBALFOUNDRIES INC.

Exec Dt:

11/27/2018

Assignee

WILMINGTON TRUST, NATIONAL ASSOCIATION

1100 NORTH MARKET STREET

WILMINGTON, DELAWARE 19801

Correspondence name and address
	CT CORPORATION
	4400 EASTON COMMONS WAY
	SUITE 125
	COLUMBUS, OH 43219

Search Results as of: 05/08/2024 10:48 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6