skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:049490/0001   Pages: 892
Recorded: 11/29/2018
Conveyance: SECURITY AGREEMENT
1
Patent #:
Issue Dt:
01/12/2010
Application #:
10707053
Filing Dt:
11/18/2003
Publication #:
Pub Dt:
05/19/2005
Title:
MEMORY DEVICE WITH PROGRAMMABLE RECEIVERS TO IMPROVE PERFORMANCE
2
Patent #:
Issue Dt:
01/30/2007
Application #:
10707064
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/19/2005
Title:
OPTIMUM PADSET FOR WIRE BONDING RF TECHNOLOGIES WITH HIGH-Q INDUCTORS
3
Patent #:
Issue Dt:
10/31/2006
Application #:
10707065
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/19/2005
Title:
TRI-METAL AND DUAL-METAL STACKED INDUCTORS
4
Patent #:
Issue Dt:
09/06/2005
Application #:
10707121
Filing Dt:
11/21/2003
Publication #:
Pub Dt:
05/26/2005
Title:
VARIATION OF EFFECTIVE FILTER CAPACITANCE IN PHASE LOCK LOOP CIRCUIT LOOP FILTERS
5
Patent #:
Issue Dt:
10/17/2006
Application #:
10707122
Filing Dt:
11/21/2003
Publication #:
Pub Dt:
05/26/2005
Title:
BACK END INTERCONNECT WITH A SHAPED INTERFACE
6
Patent #:
Issue Dt:
01/24/2006
Application #:
10707175
Filing Dt:
11/25/2003
Publication #:
Pub Dt:
05/26/2005
Title:
METHOD OF FORMING ULTRA-THIN SILICIDATION-STOP EXTENSIONS IN MOSFET DEVICES
7
Patent #:
Issue Dt:
09/12/2006
Application #:
10707283
Filing Dt:
12/03/2003
Publication #:
Pub Dt:
06/09/2005
Title:
APPARATUS AND METHOD FOR ELECTRONIC FUSE WITH IMPROVED ESD TOLERANCE
8
Patent #:
Issue Dt:
07/03/2007
Application #:
10707373
Filing Dt:
12/09/2003
Publication #:
Pub Dt:
06/23/2005
Title:
SCAN CHAIN DIAGNOSTICS USING LOGIC PATHS
9
Patent #:
Issue Dt:
06/24/2008
Application #:
10707479
Filing Dt:
12/17/2003
Publication #:
Pub Dt:
10/21/2004
Title:
SYSTEM FOR IMPROVING POWER DISTRIBUTION CURRENT MEASUREMENT ON PRINTED CIRCUIT BOARDS
10
Patent #:
Issue Dt:
07/24/2007
Application #:
10707690
Filing Dt:
01/05/2004
Publication #:
Pub Dt:
07/07/2005
Title:
STRUCTURES AND METHODS FOR MAKING STRAINED MOSFETS
11
Patent #:
Issue Dt:
10/10/2006
Application #:
10707722
Filing Dt:
01/07/2004
Publication #:
Pub Dt:
07/14/2005
Title:
TUNABLE SEMICONDUCTOR DIODES
12
Patent #:
Issue Dt:
06/06/2006
Application #:
10707757
Filing Dt:
01/09/2004
Publication #:
Pub Dt:
07/14/2005
Title:
FET GATE STRUCTURE WITH METAL GATE ELECTRODE AND SILICIDE CONTACT
13
Patent #:
Issue Dt:
01/01/2008
Application #:
10707776
Filing Dt:
01/12/2004
Publication #:
Pub Dt:
07/14/2005
Title:
METHOD AND SYSTEM FOR CREATING, VIEWING, EDITING, AND SHARING OUTPUT FROM A DESIGN CHECKING SYSTEM
14
Patent #:
Issue Dt:
01/17/2006
Application #:
10707810
Filing Dt:
01/14/2004
Publication #:
Pub Dt:
07/14/2005
Title:
MULTILAYER CERAMIC SUBSTRATE WITH SINGLE VIA ANCHORED PAD AND METHOD OF FORMING
15
Patent #:
Issue Dt:
10/10/2006
Application #:
10707842
Filing Dt:
01/16/2004
Publication #:
Pub Dt:
07/21/2005
Title:
METHOD AND APPARATUS TO INCREASE STRAIN EFFECT IN A TRANSISTOR CHANNEL
16
Patent #:
Issue Dt:
04/24/2007
Application #:
10707896
Filing Dt:
01/22/2004
Publication #:
Pub Dt:
07/28/2005
Title:
Method of manufacturing high performance copper inductors with bond pads
17
Patent #:
Issue Dt:
11/21/2006
Application #:
10707897
Filing Dt:
01/22/2004
Publication #:
Pub Dt:
07/28/2005
Title:
SELECTIVE NITRIDATION OF GATE OXIDES
18
Patent #:
Issue Dt:
06/12/2007
Application #:
10707962
Filing Dt:
01/28/2004
Publication #:
Pub Dt:
07/28/2005
Title:
ALTERNATING PHASE SHIFT MASK DESIGN FOR HIGH PERFORMANCE CIRCUITRY
19
Patent #:
Issue Dt:
06/13/2006
Application #:
10707963
Filing Dt:
01/28/2004
Publication #:
Pub Dt:
07/28/2005
Title:
FUSE LATCH WITH COMPENSATED PROGRAMMABLE RESISTIVE TRIP POINT
20
Patent #:
Issue Dt:
05/29/2007
Application #:
10707964
Filing Dt:
01/28/2004
Publication #:
Pub Dt:
07/28/2005
Title:
METHOD AND STRUCTURE TO CREATE MULTIPLE DEVICE WIDTHS IN FINFET TECHNOLOGY IN BOTH BULK AND SOI
21
Patent #:
Issue Dt:
07/29/2008
Application #:
10707996
Filing Dt:
01/30/2004
Publication #:
Pub Dt:
08/04/2005
Title:
DEVICE AND METHODOLOGY FOR REDUCING EFFECTIVE DIELECTRIC CONSTANT IN SEMICONDUCTOR DEVICES
22
Patent #:
Issue Dt:
01/23/2007
Application #:
10708023
Filing Dt:
02/03/2004
Publication #:
Pub Dt:
08/04/2005
Title:
STRUCTURE AND METHOD FOR LOCAL RESISTOR ELEMENT IN INTEGRATED CIRCUIT TECHNOLOGY
23
Patent #:
Issue Dt:
07/22/2008
Application #:
10708039
Filing Dt:
02/04/2004
Publication #:
Pub Dt:
08/04/2005
Title:
IC DESIGN MODELING ALLOWING DIMENSION-DEPENDENT RULE CHECKING
24
Patent #:
Issue Dt:
03/20/2007
Application #:
10708184
Filing Dt:
02/13/2004
Publication #:
Pub Dt:
09/01/2005
Title:
A COMMAND MULTIPLIER FOR BUILT-IN-SELF-TEST
25
Patent #:
Issue Dt:
09/27/2005
Application #:
10708233
Filing Dt:
02/18/2004
Publication #:
Pub Dt:
08/18/2005
Title:
DYNAMIC THRESHOLD FOR VCO CALIBRATION
26
Patent #:
Issue Dt:
12/30/2008
Application #:
10708316
Filing Dt:
02/24/2004
Publication #:
Pub Dt:
08/25/2005
Title:
Autonomous Self-Monitoring and Corrective Operation of an Integrated Circuit
27
Patent #:
Issue Dt:
10/10/2006
Application #:
10708317
Filing Dt:
02/24/2004
Publication #:
Pub Dt:
08/25/2005
Title:
CONTENT ADDRESSABLE MEMORY STRUCTURE
28
Patent #:
Issue Dt:
09/16/2008
Application #:
10708340
Filing Dt:
02/25/2004
Publication #:
Pub Dt:
08/25/2005
Title:
STRUCTURE AND METHOD OF SELF-ALIGNED BIPOLAR TRANSISTOR HAVING TAPERED COLLECTOR
29
Patent #:
Issue Dt:
04/12/2011
Application #:
10708378
Filing Dt:
02/27/2004
Publication #:
Pub Dt:
09/01/2005
Title:
HYBRID SOI/BULK SEMICONDUCTOR TRANSISTORS
30
Patent #:
Issue Dt:
06/02/2009
Application #:
10708382
Filing Dt:
02/27/2004
Publication #:
Pub Dt:
09/15/2005
Title:
LSSD-COMPATIBLE EDGE-TRIGGERED SHIFT REGISTER LATCH
31
Patent #:
Issue Dt:
09/12/2006
Application #:
10708451
Filing Dt:
03/04/2004
Publication #:
Pub Dt:
09/08/2005
Title:
PLANAR PEDESTAL MULTI GATE DEVICE
32
Patent #:
Issue Dt:
02/06/2007
Application #:
10708486
Filing Dt:
03/06/2004
Publication #:
Pub Dt:
09/08/2005
Title:
SUPPRESSION OF LOCALIZED METAL PRECIPITATE FORMATION AND CORRESPONDING METALLIZATION DEPLETION IN SEMICONDUCTOR PROCESSING
33
Patent #:
Issue Dt:
02/28/2006
Application #:
10708667
Filing Dt:
03/18/2004
Publication #:
Pub Dt:
09/22/2005
Title:
PHASE CHANGE MEMORY CELL ON SILICON-ON INSULATOR SUBSTRATE
34
Patent #:
Issue Dt:
10/17/2006
Application #:
10708684
Filing Dt:
03/18/2004
Publication #:
Pub Dt:
09/22/2005
Title:
ALTERNATING PHASE-SHIFT MASK RULE COMPLIANT IC DESIGN
35
Patent #:
Issue Dt:
08/30/2005
Application #:
10708743
Filing Dt:
03/23/2004
Publication #:
Pub Dt:
11/11/2004
Title:
BICMOS TECHNOLOGY ON SOI SUBSTRATES
36
Patent #:
Issue Dt:
02/14/2006
Application #:
10708907
Filing Dt:
03/31/2004
Publication #:
Pub Dt:
10/13/2005
Title:
HIGH MOBILITY PLANE CMOS SOI
37
Patent #:
Issue Dt:
10/03/2006
Application #:
10709076
Filing Dt:
04/12/2004
Publication #:
Pub Dt:
10/13/2005
Title:
FINFET TRANSISTOR AND CIRCUIT
38
Patent #:
Issue Dt:
07/03/2007
Application #:
10709115
Filing Dt:
04/14/2004
Publication #:
Pub Dt:
10/20/2005
Title:
RESISTOR TUNING
39
Patent #:
Issue Dt:
08/08/2006
Application #:
10709220
Filing Dt:
04/22/2004
Publication #:
Pub Dt:
10/27/2005
Title:
STRUCTURE AND METHOD OF FORMING BIPOLAR TRANSISTOR HAVING A SELF-ALIGNED RAISED EXTRINSIC BASE USING SELF-ALIGNED ETCH STOP LAYER
40
Patent #:
Issue Dt:
03/17/2009
Application #:
10709239
Filing Dt:
04/23/2004
Publication #:
Pub Dt:
10/27/2005
Title:
DISLOCATION FREE STRESSED CHANNELS IN BULK SILICON AND SOI CMOS DEVICES BY GATE STRESS ENGINEERING
41
Patent #:
Issue Dt:
08/21/2007
Application #:
10709292
Filing Dt:
04/27/2004
Publication #:
Pub Dt:
07/06/2006
Title:
INTEGRATED CIRCUIT YIELD ENHANCEMENT USING VORONOI DIAGRAMS
42
Patent #:
Issue Dt:
11/28/2006
Application #:
10709293
Filing Dt:
04/27/2004
Publication #:
Pub Dt:
10/27/2005
Title:
CRITICAL AREA COMPUTATION OF COMPOSITE FAULT MECHANISMS USING VORONOI DIAGRAMS
43
Patent #:
Issue Dt:
04/01/2008
Application #:
10709327
Filing Dt:
04/28/2004
Publication #:
Pub Dt:
11/03/2005
Title:
METHOD OF IDENTIFYING PATHS WITH DELAYS DOMINATED BY A PARTICULAR FACTOR
44
Patent #:
Issue Dt:
10/09/2007
Application #:
10709362
Filing Dt:
04/29/2004
Publication #:
Pub Dt:
11/03/2005
Title:
SYSTEM AND METHOD OF ANALYZING TIMING EFFECTS OF SPATIAL DISTRIBUTION IN CIRCUITS
45
Patent #:
Issue Dt:
03/07/2006
Application #:
10709450
Filing Dt:
05/06/2004
Publication #:
Pub Dt:
11/10/2005
Title:
OUT OF THE BOX VERTICAL TRANSISTOR FOR EDRAM ON SOI
46
Patent #:
Issue Dt:
10/31/2006
Application #:
10709534
Filing Dt:
05/12/2004
Publication #:
Pub Dt:
11/17/2005
Title:
METHOD FOR CONTROLLING VOIDING AND BRIDGING IN SILICIDE FORMATION
47
Patent #:
Issue Dt:
12/05/2006
Application #:
10709692
Filing Dt:
05/24/2004
Publication #:
Pub Dt:
11/24/2005
Title:
THIN-FILM RESISTOR AND METHOD OF MANUFACTURING THE SAME
48
Patent #:
Issue Dt:
09/13/2005
Application #:
10709699
Filing Dt:
05/24/2004
Title:
TRENCH OPTICAL DEVICE
49
Patent #:
Issue Dt:
07/18/2006
Application #:
10709722
Filing Dt:
05/25/2004
Publication #:
Pub Dt:
12/15/2005
Title:
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING AIR GAPS AND THE STRUCTURE SO FORMED
50
Patent #:
Issue Dt:
08/07/2007
Application #:
10709729
Filing Dt:
05/25/2004
Publication #:
Pub Dt:
12/01/2005
Title:
INCREASE PRODUCTIVITY AT WAFER TEST USING PROBE RETEST DATA ANALYSIS
51
Patent #:
Issue Dt:
04/03/2007
Application #:
10709733
Filing Dt:
05/25/2004
Publication #:
Pub Dt:
12/01/2005
Title:
LIGHT SCATTERING EUVL MASK
52
Patent #:
Issue Dt:
06/01/2010
Application #:
10709752
Filing Dt:
05/26/2004
Publication #:
Pub Dt:
11/11/2004
Title:
MANUFACTURING METHOD OF PRINTED CIRCUIT BOARD
53
Patent #:
Issue Dt:
05/13/2008
Application #:
10709754
Filing Dt:
05/26/2004
Publication #:
Pub Dt:
12/15/2005
Title:
A SYSTEM AND METHOD OF PROVIDING ERROR DETECTION AND CORRECTION CAPABILITY IN AN INTEGRATED CIRCUIT USING REDUNDANT LOGIC CELLS OF AN EMBEDDED FPGA
54
Patent #:
Issue Dt:
11/01/2005
Application #:
10709804
Filing Dt:
05/28/2004
Title:
PROGRAMMABLE FREQUENCY DIVIDER WITH SYMMETRICAL OUTPUT
55
Patent #:
Issue Dt:
10/16/2007
Application #:
10709829
Filing Dt:
06/01/2004
Publication #:
Pub Dt:
12/15/2005
Title:
INEXPENSIVE METHOD OF FABRICATING A HIGHER PERFORMANCE CAPACITANCE DENSITY MIMCAP INTEGRABLE INTO A COPPER INTERCONNECT SCHEME
56
Patent #:
Issue Dt:
05/01/2007
Application #:
10709865
Filing Dt:
06/02/2004
Publication #:
Pub Dt:
12/08/2005
Title:
PE-ALD OF TAN DIFFUSION BARRIER REGION ON LOW-K MATERIALS
57
Patent #:
Issue Dt:
09/16/2008
Application #:
10709867
Filing Dt:
06/02/2004
Publication #:
Pub Dt:
12/08/2005
Title:
METHOD, SYSTEM, AND STORAGE MEDIUM FOR PROVIDING CONTINUOUS COMMUNICATION BETWEEN PROCESS EQUIPMENT AND AN AUTOMATED MATERIAL HANDLING SYSTEM
58
Patent #:
Issue Dt:
05/15/2007
Application #:
10709905
Filing Dt:
06/04/2004
Publication #:
Pub Dt:
12/08/2005
Title:
BIPOLAR TRANSISTOR WITH ISOLATION AND DIRECT CONTACTS
59
Patent #:
Issue Dt:
11/27/2007
Application #:
10709907
Filing Dt:
06/04/2004
Publication #:
Pub Dt:
12/08/2005
Title:
FORMATION OF METAL-INSULATOR-METAL CAPACITOR SIMULTANEOUSLY WITH ALUMINUM METAL WIRING LEVEL USING A HARDMASK
60
Patent #:
Issue Dt:
07/22/2008
Application #:
10709949
Filing Dt:
06/08/2004
Publication #:
Pub Dt:
12/08/2005
Title:
TRANSIENT SIMULATION USING ADAPTIVE PIECEWISE CONSTANT MODEL
61
Patent #:
Issue Dt:
08/01/2006
Application #:
10709998
Filing Dt:
06/11/2004
Publication #:
Pub Dt:
12/15/2005
Title:
BACK GATE FINFET SRAM
62
Patent #:
Issue Dt:
03/07/2006
Application #:
10710007
Filing Dt:
06/11/2004
Publication #:
Pub Dt:
12/15/2005
Title:
LOW CAPACITANCE FET FOR OPERATION AT SUBTHRESHOLD VOLTAGES
63
Patent #:
Issue Dt:
04/04/2006
Application #:
10710063
Filing Dt:
06/16/2004
Publication #:
Pub Dt:
12/22/2005
Title:
TEMPERATURE STABLE METAL NITRIDE GATE ELECTRODE
64
Patent #:
Issue Dt:
09/01/2009
Application #:
10710113
Filing Dt:
06/18/2004
Publication #:
Pub Dt:
11/04/2004
Title:
PHYSICAL DESIGN CHARACTERIZATION SYSTEM
65
Patent #:
Issue Dt:
02/20/2007
Application #:
10710147
Filing Dt:
06/22/2004
Publication #:
Pub Dt:
12/22/2005
Title:
INTERLAYER CONNECTOR FOR PREVENTING DELAMINATION OF SEMICONDUCTOR DEVICE
66
Patent #:
Issue Dt:
05/27/2008
Application #:
10710224
Filing Dt:
06/28/2004
Publication #:
Pub Dt:
12/29/2005
Title:
SYSTEM FOR COLORING A PARTIALLY COLORED DESIGN IN AN ALTERNATING PHASE SHIFT MASK
67
Patent #:
Issue Dt:
10/30/2007
Application #:
10710244
Filing Dt:
06/29/2004
Publication #:
Pub Dt:
12/29/2005
Title:
STRUCTURES AND METHODS FOR MANUFACTURING P-TYPE MOSFET WITHGRADED EMBEDDED SILICON-GERMANIUM SOURCE-DRAIN AND/OR EXTENSION
68
Patent #:
Issue Dt:
09/05/2006
Application #:
10710256
Filing Dt:
06/29/2004
Publication #:
Pub Dt:
12/29/2005
Title:
INTEGRATED SOI FINGERED DECOUPLING CAPACITOR
69
Patent #:
Issue Dt:
03/11/2014
Application #:
10710272
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
01/19/2006
Title:
METHOD AND STRUCTURE FOR STRAINED FINFET DEVICES
70
Patent #:
Issue Dt:
08/01/2006
Application #:
10710453
Filing Dt:
07/13/2004
Publication #:
Pub Dt:
01/19/2006
Title:
LOW LEAKAGE MONOTONIC CMOS LOGIC
71
Patent #:
Issue Dt:
10/13/2009
Application #:
10710566
Filing Dt:
07/21/2004
Publication #:
Pub Dt:
01/26/2006
Title:
TOP-OXIDE-EARLY PROCESS AND ARRAY TOP OXIDE PLANARIZATION
72
Patent #:
Issue Dt:
07/22/2008
Application #:
10710648
Filing Dt:
07/27/2004
Publication #:
Pub Dt:
02/02/2006
Title:
METHOD FOR GENERATING A SET OF TEST PATTERNS FOR AN OPTICAL PROXIMITY CORRECTION ALGORITHM
73
Patent #:
Issue Dt:
08/21/2007
Application #:
10710680
Filing Dt:
07/28/2004
Publication #:
Pub Dt:
02/02/2006
Title:
MULTIPLE-GATE DEVICE WITH FLOATING BACK GATE
74
Patent #:
Issue Dt:
09/12/2006
Application #:
10710681
Filing Dt:
07/28/2004
Publication #:
Pub Dt:
02/02/2006
Title:
CLOCK DITHERING SYSTEM AND METHOD DURING FREQUENCY SCALING
75
Patent #:
Issue Dt:
05/08/2007
Application #:
10710733
Filing Dt:
07/30/2004
Publication #:
Pub Dt:
02/02/2006
Title:
INCORPORATION OF UNCERTAINTY INFORMATION IN MODELING A CHARACTERISTIC OF A DEVICE
76
Patent #:
Issue Dt:
02/21/2006
Application #:
10710736
Filing Dt:
07/30/2004
Publication #:
Pub Dt:
02/02/2006
Title:
ULTRA-THIN BODY SUPER-STEEP RETROGRADE WELL (SSRW) FET DEVICES
77
Patent #:
Issue Dt:
05/30/2006
Application #:
10710745
Filing Dt:
07/30/2004
Publication #:
Pub Dt:
02/02/2006
Title:
METHOD AND APPARATUS FOR CONTROLLING COMMON-MODE OUTPUT VOLTAGE IN FULLY DIFFERENTIAL AMPLIFIERS
78
Patent #:
Issue Dt:
07/24/2007
Application #:
10710826
Filing Dt:
08/05/2004
Publication #:
Pub Dt:
02/09/2006
Title:
METHOD OF FORMING STRAINED SILICON MATERIALS WITH IMPROVED THERMAL CONDUCTIVITY
79
Patent #:
Issue Dt:
07/08/2008
Application #:
10710847
Filing Dt:
08/06/2004
Publication #:
Pub Dt:
02/09/2006
Title:
FEOL/MEOL METAL RESISTOR FOR HIGH END CMOS
80
Patent #:
Issue Dt:
03/20/2007
Application #:
10711023
Filing Dt:
08/18/2004
Publication #:
Pub Dt:
02/23/2006
Title:
MULTIPLE POWER DENSITY CHIP STRUCTURE
81
Patent #:
Issue Dt:
04/17/2007
Application #:
10711079
Filing Dt:
08/20/2004
Publication #:
Pub Dt:
03/09/2006
Title:
METHOD AND SYSTEM FOR INTELLIGENT AUTOMATED RETICLE MANAGEMENT
82
Patent #:
Issue Dt:
03/25/2008
Application #:
10711182
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
08/09/2007
Title:
STRUCTURE AND METHOD OF MAKING DOUBLE-GATED SELF-ALIGNED FINFET HAVING GATES OF DIFFERENT LENGTHS
83
Patent #:
Issue Dt:
06/17/2008
Application #:
10711200
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
03/02/2006
Title:
MULTI-GATE DEVICE WITH HIGH K DIELECTRIC FOR CHANNEL TOP SURFACE
84
Patent #:
Issue Dt:
08/29/2006
Application #:
10711205
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
03/02/2006
Title:
LOW VOLTAGE PROGRAMMABLE EFUSE WITH DIFFERENTIAL SENSING SCHEME
85
Patent #:
Issue Dt:
07/29/2008
Application #:
10711224
Filing Dt:
09/02/2004
Publication #:
Pub Dt:
03/02/2006
Title:
SELF HEATING MONITOR FOR SIGE AND SOI CMOS DEVICES
86
Patent #:
Issue Dt:
10/16/2012
Application #:
10711298
Filing Dt:
09/09/2004
Publication #:
Pub Dt:
03/09/2006
Title:
VIA CONTACT STRUCTURE HAVING DUAL SILICIDE LAYERS
87
Patent #:
Issue Dt:
01/08/2008
Application #:
10711367
Filing Dt:
09/14/2004
Publication #:
Pub Dt:
03/16/2006
Title:
WIRE BOND PADS
88
Patent #:
Issue Dt:
10/23/2007
Application #:
10711394
Filing Dt:
09/16/2004
Publication #:
Pub Dt:
03/16/2006
Title:
AIR-GAP INSULATED INTERCONNECTIONS
89
Patent #:
Issue Dt:
06/12/2007
Application #:
10711418
Filing Dt:
09/17/2004
Publication #:
Pub Dt:
04/06/2006
Title:
DETERMINATION OF GRAIN SIZES OF ELECTRICALLY CONDUCTIVE LINES IN SEMICONDUCTOR INTEGRATED CIRCUITS
90
Patent #:
Issue Dt:
09/04/2007
Application #:
10711486
Filing Dt:
09/21/2004
Publication #:
Pub Dt:
03/23/2006
Title:
METHOD TO BUILD SELF-ALIGNED NPN IN ADVANCED BICMOS TECHNOLOGY
91
Patent #:
Issue Dt:
08/05/2008
Application #:
10711713
Filing Dt:
09/30/2004
Publication #:
Pub Dt:
03/30/2006
Title:
HIGH SPEED MULTI-MODE RECEIVER WITH ADAPTIVE RECEIVER EQUALIZATION AND CONTROLLABLE TRANSMITTER PRE-DISTORTION
92
Patent #:
Issue Dt:
06/19/2007
Application #:
10711764
Filing Dt:
10/04/2004
Publication #:
Pub Dt:
04/06/2006
Title:
LOW-K DIELECTRIC LAYER BASED UPON CARBON NANOSTRUCTURES
93
Patent #:
Issue Dt:
11/25/2008
Application #:
10711845
Filing Dt:
10/08/2004
Publication #:
Pub Dt:
04/13/2006
Title:
FIN-TYPE ANTIFUSE
94
Patent #:
Issue Dt:
08/12/2008
Application #:
10711885
Filing Dt:
10/12/2004
Publication #:
Pub Dt:
04/13/2006
Title:
CONTOUR STRUCTURES TO HIGHLIGHT INSPECTION REGIONS
95
Patent #:
Issue Dt:
07/22/2008
Application #:
10711899
Filing Dt:
10/12/2004
Publication #:
Pub Dt:
04/13/2006
Title:
ULTRA SHALLOW JUNCTION FORMATION BY EPITAXIAL INTERFACE LIMITED DIFFUSION
96
Patent #:
Issue Dt:
04/22/2008
Application #:
10711959
Filing Dt:
10/15/2004
Publication #:
Pub Dt:
04/20/2006
Title:
INTEGRATED CIRCUIT SELECTIVE SCALING
97
Patent #:
Issue Dt:
09/27/2005
Application #:
10711974
Filing Dt:
10/18/2004
Title:
PLANAR SUBSTRATE DEVICES INTEGRATED WITH FINFETS AND METHOD OF MANUFACTURE
98
Patent #:
Issue Dt:
02/26/2008
Application #:
10711978
Filing Dt:
10/18/2004
Publication #:
Pub Dt:
04/20/2006
Title:
IMPROVING SYSTEMATIC YIELD IN SEMICONDUCTOR MANUFACTURE
99
Patent #:
Issue Dt:
07/15/2008
Application #:
10712925
Filing Dt:
11/13/2003
Publication #:
Pub Dt:
05/19/2005
Title:
BUILT IN SELF TEST CIRCUIT FOR MEASURING TOTAL TIMING UNCERTAINTY IN A DIGITAL DATA PATH
100
Patent #:
Issue Dt:
06/20/2006
Application #:
10713227
Filing Dt:
11/13/2003
Publication #:
Pub Dt:
05/19/2005
Title:
METHOD AND STRUCTURE TO USE AN ETCH RESISTANT LINER ON TRANSISTOR GATE STRUCTURE TO ACHIEVE HIGH DEVICE PERFORMANCE
Assignor
1
Exec Dt:
11/27/2018
Assignee
1
1100 NORTH MARKET STREET
WILMINGTON, DELAWARE 19801
Correspondence name and address
CT CORPORATION
4400 EASTON COMMONS WAY
SUITE 125
COLUMBUS, OH 43219

Search Results as of: 05/08/2024 03:22 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT