skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:049490/0001   Pages: 892
Recorded: 11/29/2018
Conveyance: SECURITY AGREEMENT
1
Patent #:
Issue Dt:
11/07/2006
Application #:
10713447
Filing Dt:
11/14/2003
Publication #:
Pub Dt:
05/19/2005
Title:
CMOS WELL STRUCTURE AND METHOD OF FORMING THE SAME
2
Patent #:
Issue Dt:
11/21/2006
Application #:
10715288
Filing Dt:
11/17/2003
Publication #:
Pub Dt:
05/19/2005
Title:
INTERPOSER WITH ELECTRICAL CONTACT BUTTON AND METHOD
3
Patent #:
Issue Dt:
10/13/2009
Application #:
10715376
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/19/2005
Title:
SPIN-CURRENT SWITCHED MAGNETIC MEMORY ELEMENT SUITABLE FOR CIRCUIT INTEGRATION AND METHOD OF FABRICATING THE MEMORY ELEMENT
4
Patent #:
Issue Dt:
03/08/2011
Application #:
10715689
Filing Dt:
11/18/2003
Publication #:
Pub Dt:
05/19/2005
Title:
ULTRAVIOLET ENERGY CURABLE TAPE AND METHOD OF MAKING A SEMICONDUCTOR CHIP USING THE TAPE
5
Patent #:
Issue Dt:
09/21/2004
Application #:
10717385
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/27/2004
Title:
ENHANCEMENT OF MAGNETIZATION SWITCHING SPEED IN SOFT FERROMAGNETIC FILMS THROUGH CONTROL OF EDGE STRESS ANISOTROPY
6
Patent #:
Issue Dt:
08/15/2006
Application #:
10717737
Filing Dt:
11/20/2003
Publication #:
Pub Dt:
05/26/2005
Title:
DUAL GATE FINFET
7
Patent #:
Issue Dt:
07/31/2007
Application #:
10719113
Filing Dt:
11/20/2003
Publication #:
Pub Dt:
05/26/2005
Title:
METHOD, SYSTEM, AND PROGRAM FOR TRANSMITTING INPUT/OUTPUT REQUESTS FROM A PRIMARY CONTROLLER TO A SECONDARY CONTROLLER
8
Patent #:
Issue Dt:
11/27/2007
Application #:
10719180
Filing Dt:
11/20/2003
Publication #:
Pub Dt:
05/26/2005
Title:
HOST-INITIATED DATA RECONSTRUCTION FOR IMPROVED RAID READ OPERATIONS
9
Patent #:
Issue Dt:
08/14/2007
Application #:
10720166
Filing Dt:
11/25/2003
Publication #:
Pub Dt:
06/10/2004
Title:
DOUBLE GATE SEMICONDUCTOR DEVICE HAVING A METAL GATE
10
Patent #:
Issue Dt:
09/19/2006
Application #:
10720464
Filing Dt:
11/24/2003
Publication #:
Pub Dt:
05/26/2005
Title:
MULTIPLE VOLTAGE INTEGRATED CIRCUIT AND DESIGN METHOD THEREFOR
11
Patent #:
Issue Dt:
10/10/2006
Application #:
10720466
Filing Dt:
11/24/2003
Publication #:
Pub Dt:
05/26/2005
Title:
SINGLE SUPPLY LEVEL CONVERTER
12
Patent #:
Issue Dt:
11/13/2007
Application #:
10720974
Filing Dt:
11/24/2003
Publication #:
Pub Dt:
05/26/2005
Title:
METHOD FOR DETERMINING JITTER OF A SIGNAL IN A SERIAL LINK AND HIGH SPEED SERIAL LINK
13
Patent #:
Issue Dt:
05/08/2007
Application #:
10722226
Filing Dt:
11/25/2003
Publication #:
Pub Dt:
05/26/2005
Title:
HIGH PERFORMANCE CHIP CARRIER SUBSTRATE
14
Patent #:
Issue Dt:
03/21/2006
Application #:
10722704
Filing Dt:
11/25/2003
Publication #:
Pub Dt:
05/26/2005
Title:
ROUGHENED BONDING PAD AND BONDING WIRE SURFACES FOR LOW PRESSURE WIRE BONDING
15
Patent #:
Issue Dt:
01/30/2007
Application #:
10723751
Filing Dt:
11/26/2003
Publication #:
Pub Dt:
06/16/2005
Title:
DIAGNOSING FAULTS AND ERRORS FROM A DATA REPOSITORY USING DIRECTED GRAPHS
16
Patent #:
Issue Dt:
07/11/2006
Application #:
10725849
Filing Dt:
12/02/2003
Publication #:
Pub Dt:
06/02/2005
Title:
ULTRA-THIN SI CHANNEL MOSFET USING A SELF-ALIGNED OXYGEN IMPLANT AND DAMASCENE TECHNIQUE
17
Patent #:
Issue Dt:
06/27/2006
Application #:
10726140
Filing Dt:
12/02/2003
Publication #:
Pub Dt:
06/02/2005
Title:
BUILDING METAL PILLARS IN A CHIP FOR STRUCTURE SUPPORT
18
Patent #:
Issue Dt:
11/22/2005
Application #:
10726619
Filing Dt:
12/04/2003
Title:
DAMASCENE GATE SEMICONDUCTOR PROCESSING WITH LOCAL THINNING OF CHANNEL REGION
19
Patent #:
Issue Dt:
11/29/2011
Application #:
10726902
Filing Dt:
12/03/2003
Publication #:
Pub Dt:
06/09/2005
Title:
TRANSITIONING FROM INSTRUCTION CACHE TO TRACE CACHE ON LABEL BOUNDARIES
20
Patent #:
Issue Dt:
05/16/2006
Application #:
10728750
Filing Dt:
12/08/2003
Publication #:
Pub Dt:
06/09/2005
Title:
DYNAMIC THRESHOLD VOLTAGE MOSFET ON SOI
21
Patent #:
Issue Dt:
02/27/2007
Application #:
10728909
Filing Dt:
12/08/2003
Title:
METHODS FOR FORMING SMALL CONTACTS
22
Patent #:
Issue Dt:
10/02/2007
Application #:
10729254
Filing Dt:
12/05/2003
Publication #:
Pub Dt:
06/09/2005
Title:
SILICON CHIP CARRIER WITH CONDUCTIVE THROUGH-VIAS AND METHOD FOR FABRICATING SAME
23
Patent #:
Issue Dt:
10/26/2010
Application #:
10729452
Filing Dt:
12/04/2003
Publication #:
Pub Dt:
06/09/2005
Title:
METHOD FOR PATTERNING A LOW ACTIVATION ENERGY PHOTORESIST
24
Patent #:
Issue Dt:
11/20/2007
Application #:
10729453
Filing Dt:
12/04/2003
Publication #:
Pub Dt:
06/09/2005
Title:
PRECURSORS TO FLUOROALKANOL-CONTAINING OLEFIN MONOMERS AND ASSOCIATED METHODS OF SYNTHESIS AND USE
25
Patent #:
Issue Dt:
12/05/2006
Application #:
10729479
Filing Dt:
12/05/2003
Publication #:
Pub Dt:
06/09/2005
Title:
SEMICONDUCTOR SUBSTRATE AND PROCESSES THEREFOR
26
Patent #:
Issue Dt:
10/23/2007
Application #:
10729751
Filing Dt:
12/04/2003
Publication #:
Pub Dt:
06/09/2005
Title:
DIGITAL RELIABILITY MONITOR HAVING AUTONOMIC REPAIR AND NOTIFICATION CAPABILITY
27
Patent #:
Issue Dt:
09/13/2011
Application #:
10730800
Filing Dt:
12/09/2003
Title:
APPARATUS AND METHOD FOR MULTIPLE PASS EXTENDED PRECISION FLOATING POINT MULTIPLICATION
28
Patent #:
Issue Dt:
07/04/2006
Application #:
10730892
Filing Dt:
12/10/2003
Publication #:
Pub Dt:
06/16/2005
Title:
FIELD EFFECT TRANSISTOR WITH ETCHED-BACK GATE DIELECTRIC
29
Patent #:
Issue Dt:
11/04/2008
Application #:
10731520
Filing Dt:
12/09/2003
Publication #:
Pub Dt:
06/09/2005
Title:
APPARATUS AND METHODS FOR CONSTRUCTING ANTENNAS USING VIAS AS RADIATING ELEMENTS FORMED IN A SUBSTRATE
30
Patent #:
Issue Dt:
06/17/2008
Application #:
10732322
Filing Dt:
12/10/2003
Publication #:
Pub Dt:
06/16/2005
Title:
SECTIONAL FIELD EFFECT DEVICES
31
Patent #:
Issue Dt:
05/17/2011
Application #:
10732579
Filing Dt:
12/10/2003
Publication #:
Pub Dt:
06/16/2005
Title:
INTEGRATED CIRCUIT WITH UPSTANDING STYLUS
32
Patent #:
Issue Dt:
04/19/2011
Application #:
10732580
Filing Dt:
12/10/2003
Publication #:
Pub Dt:
06/16/2005
Title:
PHASE CHANGE TIP STORAGE CELL
33
Patent #:
Issue Dt:
09/18/2007
Application #:
10732958
Filing Dt:
12/11/2003
Publication #:
Pub Dt:
06/16/2005
Title:
WRAP-AROUND GATE FIELD EFFECT TRANSISTOR
34
Patent #:
Issue Dt:
04/03/2007
Application #:
10733378
Filing Dt:
12/12/2003
Publication #:
Pub Dt:
06/16/2005
Title:
STRAINED FINFETS AND METHOD OF MANUFACTURE
35
Patent #:
Issue Dt:
05/20/2008
Application #:
10733974
Filing Dt:
12/11/2003
Publication #:
Pub Dt:
06/16/2005
Title:
METHODS AND STRUCTURES FOR PROMOTING STABLE SYNTHESIS OF CARBON NANOTUBES
36
Patent #:
Issue Dt:
05/21/2013
Application #:
10735061
Filing Dt:
12/11/2003
Publication #:
Pub Dt:
06/16/2005
Title:
GATED DIODE MEMORY CELLS
37
Patent #:
Issue Dt:
06/29/2010
Application #:
10736424
Filing Dt:
12/15/2003
Publication #:
Pub Dt:
06/16/2005
Title:
TESTING OF TRANSIMPEDANCE AMPLIFIERS
38
Patent #:
Issue Dt:
10/24/2006
Application #:
10737626
Filing Dt:
12/16/2003
Publication #:
Pub Dt:
06/16/2005
Title:
METHOD FOR OPTIMIZING A NUMBER OF KERNELS USED IN A SUM OF COHERENT SOURCES FOR OPTICAL PROXIMITY CORRECTION IN AN OPTICAL MICROLITHOGRAPHY PROCESS
39
Patent #:
Issue Dt:
06/06/2006
Application #:
10738064
Filing Dt:
12/17/2003
Publication #:
Pub Dt:
06/23/2005
Title:
SILICON CARRIER FOR OPTICAL INTERCONNECT MODULES
40
Patent #:
Issue Dt:
09/13/2005
Application #:
10738529
Filing Dt:
12/17/2003
Title:
SEMICONDUCTOR ON INSULATOR MOSFET HAVING STRAINED SILICON CHANNEL
41
Patent #:
Issue Dt:
10/24/2006
Application #:
10738711
Filing Dt:
12/17/2003
Publication #:
Pub Dt:
06/23/2005
Title:
METHOD AND APPARATUS FOR GENERATING STEINER TREES USING SIMULTANEOUS BLOCKAGE AVOIDANCE, DELAY OPTIMIZATION AND DESIGN DENSITY MANAGEMENT
42
Patent #:
Issue Dt:
11/14/2006
Application #:
10738714
Filing Dt:
12/17/2003
Publication #:
Pub Dt:
06/23/2005
Title:
METHOD AND APPARATUS FOR PERFORMING DENSITY-BIASED BUFFER INSERTION IN AN INTEGRATED CIRCUIT DESIGN
43
Patent #:
Issue Dt:
07/04/2006
Application #:
10738716
Filing Dt:
12/17/2003
Title:
STRAINED SILICON PMOS HAVING SILICON GERMANIUM SOURCE/DRAIN EXTENSIONS AND METHOD FOR ITS FABRICATION
44
Patent #:
Issue Dt:
07/01/2008
Application #:
10739966
Filing Dt:
12/18/2003
Publication #:
Pub Dt:
06/23/2005
Title:
DATA STORAGE SYSTEMS
45
Patent #:
Issue Dt:
01/27/2009
Application #:
10740546
Filing Dt:
12/22/2003
Title:
METHOD FOR REDUCING FLOATING BODY EFFECTS IN SOI SEMICONDUCTOR DEVICE WITHOUT DEGRADING MOBILITY
46
Patent #:
Issue Dt:
10/17/2006
Application #:
10741203
Filing Dt:
12/19/2003
Publication #:
Pub Dt:
06/23/2005
Title:
DEEP TRENCH CAPACITOR WITH BURIED PLATE ELECTRODE AND ISOLATION COLLAR
47
Patent #:
Issue Dt:
06/14/2011
Application #:
10745044
Filing Dt:
12/23/2003
Publication #:
Pub Dt:
11/04/2004
Title:
METHOD OF PROVIDING CONTEXT SPECIFIC RECIPES IN A SEMICONDUCTOR FACILITY BY DEFINING PRODUCT CATEGORIES
48
Patent #:
Issue Dt:
09/04/2012
Application #:
10745822
Filing Dt:
12/23/2003
Publication #:
Pub Dt:
09/30/2004
Title:
LOCATING A TESTABLE OBJECT IN A FUNCTIONAL TESTING TOOL
49
Patent #:
Issue Dt:
04/04/2006
Application #:
10747680
Filing Dt:
12/30/2003
Publication #:
Pub Dt:
07/07/2005
Title:
METHOD FOR FORMING RECTANGULAR-SHAPED SPACERS FOR SEMICONDUCTOR DEVICES
50
Patent #:
Issue Dt:
01/30/2007
Application #:
10747722
Filing Dt:
12/29/2003
Publication #:
Pub Dt:
12/16/2004
Title:
METHOD OF REDUCING WAFER CONTAMINATION BY REMOVING UNDER-METAL LAYERS AT THE WAFER EDGE
51
Patent #:
Issue Dt:
12/19/2006
Application #:
10747723
Filing Dt:
12/29/2003
Publication #:
Pub Dt:
12/02/2004
Title:
METHOD AND SYSTEM FOR CONTROLLING THE CHEMICAL MECHANICAL POLISHING BY USING A SENSOR SIGNAL OF A PAD CONDITIONER
52
Patent #:
Issue Dt:
06/26/2007
Application #:
10749607
Filing Dt:
12/31/2003
Publication #:
Pub Dt:
07/07/2005
Title:
METHOD AND SYSTEM FOR SELECTIVE COMPILATION OF INSTRUMENTATION ENTITIES INTO A SIMULATION MODEL OF A DIGITAL DESIGN
53
Patent #:
Issue Dt:
12/06/2005
Application #:
10750697
Filing Dt:
01/02/2004
Publication #:
Pub Dt:
07/22/2004
Title:
ENHANCED T-GATE STRUCTURE FOR MODULATION DOPED FIELD EFFECT TRANSISTORS
54
Patent #:
Issue Dt:
12/04/2012
Application #:
10751714
Filing Dt:
01/05/2004
Publication #:
Pub Dt:
07/07/2005
Title:
AMPLIFIERS USING GATED DIODES
55
Patent #:
Issue Dt:
04/27/2010
Application #:
10751916
Filing Dt:
01/07/2004
Publication #:
Pub Dt:
07/07/2005
Title:
HIGH PERFORMANCE STRAINED SILICON FINFETS DEVICE AND METHOD FOR FORMING SAME
56
Patent #:
Issue Dt:
04/01/2008
Application #:
10753241
Filing Dt:
01/08/2004
Publication #:
Pub Dt:
07/22/2004
Title:
INCREASING AN ELECTRICAL RESISTANCE OF A RESISTOR BY OXIDATION OR NITRIDIZATION
57
Patent #:
Issue Dt:
06/20/2006
Application #:
10753989
Filing Dt:
01/08/2004
Publication #:
Pub Dt:
07/14/2005
Title:
POSITIVE PHOTORESIST COMPOSITION WITH A POLYMER INCLUDING A FLUOROSULFONAMIDE GROUP AND PROCESS FOR ITS USE
58
Patent #:
Issue Dt:
10/25/2005
Application #:
10754320
Filing Dt:
01/08/2004
Publication #:
Pub Dt:
07/14/2005
Title:
DISCRIMINATIVE SOI WITH OXIDE HOLES UNDERNEATH DC SOURCE/DRAIN
59
Patent #:
Issue Dt:
03/16/2010
Application #:
10754515
Filing Dt:
01/12/2004
Title:
FINFET DEVICE WITH MULTIPLE FIN STRUCTURES
60
Patent #:
Issue Dt:
10/07/2008
Application #:
10755344
Filing Dt:
01/13/2004
Title:
FINFET DEVICE WITH MULTIPLE CHANNELS
61
Patent #:
Issue Dt:
12/09/2008
Application #:
10755602
Filing Dt:
01/12/2004
Publication #:
Pub Dt:
07/14/2005
Title:
SHALLOW TRENCH ISOLATION PROCESS AND STRUCTURE WITH MINIMIZED STRAINED SILICON CONSUMPTION
62
Patent #:
Issue Dt:
05/13/2008
Application #:
10755692
Filing Dt:
01/12/2004
Title:
CONTROLLING WRITES TO NON-RENAMED REGISTER SPACE IN AN OUT-OF-ORDER EXECUTION MICROPROCESSOR
63
Patent #:
Issue Dt:
07/31/2007
Application #:
10755734
Filing Dt:
01/12/2004
Title:
CACHE MEMORY SUBSYSTEM INCLUDING A FIXED LATENCY R/W PIPELINE
64
Patent #:
Issue Dt:
05/01/2007
Application #:
10755742
Filing Dt:
01/12/2004
Title:
METHOD AND PROCESSOR INCLUDING LOGIC FOR STORING TRACES WITHIN A TRACE CACHE
65
Patent #:
Issue Dt:
07/03/2007
Application #:
10755746
Filing Dt:
01/12/2004
Publication #:
Pub Dt:
05/05/2005
Title:
SILICON BUFFERED SHALLOW TRENCH ISOLATION
66
Patent #:
Issue Dt:
11/21/2006
Application #:
10755763
Filing Dt:
01/12/2004
Publication #:
Pub Dt:
07/14/2005
Title:
Method of fabricating an integrated circuit channel region
67
Patent #:
Issue Dt:
06/27/2006
Application #:
10755816
Filing Dt:
01/12/2004
Publication #:
Pub Dt:
04/21/2005
Title:
METHOD AND APPARATUS FOR THERMO-OPTIC MODULATION OF OPTICAL SIGNALS
68
Patent #:
Issue Dt:
04/22/2008
Application #:
10755875
Filing Dt:
01/13/2004
Publication #:
Pub Dt:
07/14/2005
Title:
REAL-TIME CONFIGURABLE MASKING
69
Patent #:
Issue Dt:
11/22/2005
Application #:
10757846
Filing Dt:
01/15/2004
Publication #:
Pub Dt:
07/21/2005
Title:
CONCURRENT REFRESH MODE WITH DISTRIBUTED ROW ADDRESS COUNTERS IN AN EMBEDDED DRAM
70
Patent #:
Issue Dt:
04/18/2006
Application #:
10758724
Filing Dt:
01/16/2004
Publication #:
Pub Dt:
07/21/2005
Title:
LOW K AND ULTRA LOW K SICOH DIELECTRIC FILMS AND METHODS TO FORM THE SAME
71
Patent #:
Issue Dt:
12/28/2004
Application #:
10759170
Filing Dt:
01/20/2004
Publication #:
Pub Dt:
07/29/2004
Title:
PROTECTION OF LOW-K ILD DURING DAMASCENE PROCESSING WITH THIN LINER
72
Patent #:
Issue Dt:
07/04/2006
Application #:
10761009
Filing Dt:
01/20/2004
Title:
METHOD FOR FORMING A THIN, HIGH QUALITY BUFFER LAYER IN A FIELD EFFECT TRANSISTOR AND RELATED STRUCTURE
73
Patent #:
Issue Dt:
07/31/2007
Application #:
10761374
Filing Dt:
01/22/2004
Title:
REVERSED T-SHAPED FINFET
74
Patent #:
Issue Dt:
03/13/2007
Application #:
10763308
Filing Dt:
01/23/2004
Publication #:
Pub Dt:
09/30/2004
Title:
CMOS DEVICE INTEGRATION FOR LOW EXTERNAL RESISTANCE
75
Patent #:
Issue Dt:
02/07/2006
Application #:
10765042
Filing Dt:
01/28/2004
Publication #:
Pub Dt:
07/28/2005
Title:
HIGH PERFORMANCE INTERPOSER FOR A CHIP PACKAGE USING DEFORMABLE BUTTON CONTACTS
76
Patent #:
Issue Dt:
10/25/2005
Application #:
10766249
Filing Dt:
01/27/2004
Publication #:
Pub Dt:
09/30/2004
Title:
ELECTRONIC STRUCTURES WITH REDUCED CAPACITANCE
77
Patent #:
Issue Dt:
09/16/2008
Application #:
10768347
Filing Dt:
01/29/2004
Publication #:
Pub Dt:
08/04/2005
Title:
ENHANCEMENT OF MAGNETIC MEDIA RECORDING PERFORMANCE USING ION IRRADIATION TO TAILOR EXCHANGE COUPLING
78
Patent #:
Issue Dt:
06/27/2006
Application #:
10768773
Filing Dt:
01/29/2004
Publication #:
Pub Dt:
08/04/2005
Title:
HIGH Q FACTOR INTEGRATED CIRCUIT INDUCTOR
79
Patent #:
Issue Dt:
07/10/2012
Application #:
10770011
Filing Dt:
02/03/2004
Title:
DOUBLE-GATE SEMICONDUCTOR DEVICE WITH GATE CONTACTS FORMED ADJACENT SIDEWALLS OF A FIN
80
Patent #:
Issue Dt:
02/15/2005
Application #:
10770163
Filing Dt:
02/02/2004
Title:
SELF ALIGNED DOUBLE GATE TRANSISTOR HAVING A STRAINED CHANNEL REGION AND PROCESS THEREFOR
81
Patent #:
Issue Dt:
07/28/2009
Application #:
10770170
Filing Dt:
02/02/2004
Title:
METHOD OF EXHAUSTIVELY TESTING AN EMBEDDED ROM USING GENERATED ATPG TEST PATTERNS
82
Patent #:
Issue Dt:
01/06/2009
Application #:
10770682
Filing Dt:
02/03/2004
Title:
METHOD AND APPARATUS FOR CONTROLLING A FILM FORMATION PROCESS WITH MULTIPLE OBJECTIVES
83
Patent #:
Issue Dt:
06/20/2006
Application #:
10770905
Filing Dt:
02/02/2004
Title:
REDUCTION OF LATERAL SILICIDE GROWTH IN INTEGRATED CIRCUIT TECHNOLOGY
84
Patent #:
Issue Dt:
03/31/2009
Application #:
10771019
Filing Dt:
02/03/2004
Title:
RECEIVE IPSEC IN-LINE PROCESSING OF MUTABLE FIELDS FOR AH ALGORITHM
85
Patent #:
Issue Dt:
02/15/2005
Application #:
10771824
Filing Dt:
02/03/2004
Title:
SRAM CELL WITH WELL CONTACTS AND P+ DIFFUSION CROSSING TO GROUND OR N+ DIFFUSION CROSSING TO VDD
86
Patent #:
Issue Dt:
01/31/2006
Application #:
10773930
Filing Dt:
02/06/2004
Publication #:
Pub Dt:
08/11/2005
Title:
NEGATIVE PHOTORESIST COMPOSITION INVOLVING NON-CROSSLINKING CHEMISTRY
87
Patent #:
Issue Dt:
09/09/2008
Application #:
10774099
Filing Dt:
02/06/2004
Title:
MASK CD MEASUREMENT MONITOR OUTSIDE OF THE PELLICLE AREA
88
Patent #:
Issue Dt:
06/20/2006
Application #:
10774773
Filing Dt:
02/09/2004
Publication #:
Pub Dt:
08/19/2004
Title:
FIN-TYPE RESISTORS
89
Patent #:
Issue Dt:
07/17/2007
Application #:
10774827
Filing Dt:
02/09/2004
Publication #:
Pub Dt:
08/11/2005
Title:
LINE MASK DEFINED ACTIVE AREAS FOR 8F2 DRAM CELLS WITH FOLDED BIT LINES AND DEEP TRENCH PATTERNS
90
Patent #:
Issue Dt:
06/05/2007
Application #:
10775440
Filing Dt:
02/10/2004
Publication #:
Pub Dt:
09/02/2004
Title:
LOW K-GATE SPACERS BY FLUORINE IMPLANTATION
91
Patent #:
Issue Dt:
02/27/2007
Application #:
10775514
Filing Dt:
02/10/2004
Publication #:
Pub Dt:
08/19/2004
Title:
EPITAXIAL AND POLYCRYSTALLINE GROWTH OF SI1-X-YGEXCY AND SI1-YCY ALLOY LAYERS ON SI BY UHV-CVD
92
Patent #:
Issue Dt:
05/01/2007
Application #:
10775854
Filing Dt:
02/10/2004
Publication #:
Pub Dt:
08/11/2005
Title:
CIRCUIT BOARD INTEGRATED OPTICAL COUPLING ELEMENTS
93
Patent #:
Issue Dt:
09/11/2007
Application #:
10776901
Filing Dt:
02/10/2004
Publication #:
Pub Dt:
08/11/2005
Title:
LITHOGRAPHIC PROCESS WINDOW OPTIMIZATION UNDER COMPLEX CONSTRAINTS ON EDGE PLACEMENT
94
Patent #:
Issue Dt:
11/09/2010
Application #:
10777576
Filing Dt:
02/12/2004
Publication #:
Pub Dt:
08/18/2005
Title:
VERTICAL CARBON NANOTUBE FIELD EFFECT TRANSISTORS AND ARRAYS
95
Patent #:
Issue Dt:
08/07/2007
Application #:
10780341
Filing Dt:
02/17/2004
Publication #:
Pub Dt:
08/19/2004
Title:
SYSTEM AND METHOD FOR ABATING THE SIMULTANEOUS FLOW OF SILANE AND ARSINE
96
Patent #:
Issue Dt:
09/05/2006
Application #:
10780393
Filing Dt:
02/17/2004
Publication #:
Pub Dt:
08/19/2004
Title:
DUAL DOUBLE GATE TRANSISTOR AND METHOD FOR FORMING
97
Patent #:
Issue Dt:
08/08/2006
Application #:
10780554
Filing Dt:
02/19/2004
Publication #:
Pub Dt:
08/25/2005
Title:
STRUCTURES AND METHODS FOR INTERGRATION OF ULTRALOW-K DIELECTRICS WITH IMPROVED RELIABILITY
98
Patent #:
Issue Dt:
01/22/2008
Application #:
10782811
Filing Dt:
02/23/2004
Publication #:
Pub Dt:
08/25/2005
Title:
METHOD AND STRUCTURE TO ISOLATE A QUBIT FROM THE ENVIRONMENT
99
Patent #:
Issue Dt:
11/21/2006
Application #:
10785894
Filing Dt:
02/24/2004
Publication #:
Pub Dt:
08/25/2005
Title:
STRUCTURE FOR AND METHOD OF FABRICATING A HIGH-SPEED CMOS-COMPATIBLE GE-ON-INSULATOR PHOTODETECTOR
100
Patent #:
Issue Dt:
05/20/2008
Application #:
10787002
Filing Dt:
02/25/2004
Publication #:
Pub Dt:
08/25/2005
Title:
ULTRA-THIN SOI VERTICAL BIPOLAR TRANSISTORS WITH AN INVERSION COLLECTOR ON THIN-BURIED OXIDE (BOX) FOR LOW SUBSTRATE-BIAS OPERATION AND METHODS THEREOF
Assignor
1
Exec Dt:
11/27/2018
Assignee
1
1100 NORTH MARKET STREET
WILMINGTON, DELAWARE 19801
Correspondence name and address
CT CORPORATION
4400 EASTON COMMONS WAY
SUITE 125
COLUMBUS, OH 43219

Search Results as of: 05/08/2024 03:15 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT