skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:049490/0001   Pages: 892
Recorded: 11/29/2018
Conveyance: SECURITY AGREEMENT
1
Patent #:
Issue Dt:
10/31/2006
Application #:
10896504
Filing Dt:
07/22/2004
Publication #:
Pub Dt:
02/16/2006
Title:
METHOD AND APPARATUS FOR MINIMIZING THRESHOLD VARIATION FROM BODY CHARGE IN SILICON-ON-INSULATOR CIRCUITRY
2
Patent #:
Issue Dt:
02/17/2009
Application #:
10896812
Filing Dt:
07/22/2004
Publication #:
Pub Dt:
01/06/2005
Title:
CONTROL OF BURIED OXIDE IN SIMOX
3
Patent #:
Issue Dt:
03/17/2009
Application #:
10899199
Filing Dt:
07/26/2004
Publication #:
Pub Dt:
09/01/2005
Title:
ON-THE-FLY ENCRYPTION/DECRYPTION FOR WLAN COMMUNICATIONS
4
Patent #:
Issue Dt:
08/19/2014
Application #:
10899200
Filing Dt:
07/26/2004
Publication #:
Pub Dt:
08/04/2005
Title:
FAST CIPHERING KEY SEARCH FOR WLAN RECEIVERS
5
Patent #:
Issue Dt:
02/13/2007
Application #:
10899768
Filing Dt:
07/27/2004
Publication #:
Pub Dt:
02/02/2006
Title:
TEMPERATURE SENSOR FOR HIGH POWER VERY LARGE SCALE INTEGRATION CIRCUITS
6
Patent #:
Issue Dt:
10/02/2007
Application #:
10899937
Filing Dt:
07/27/2004
Publication #:
Pub Dt:
02/02/2006
Title:
DRAM ACCESS COMMAND QUEUING STRUCTURE
7
Patent #:
Issue Dt:
07/03/2007
Application #:
10900487
Filing Dt:
07/28/2004
Publication #:
Pub Dt:
01/13/2005
Title:
TUNNELING MAGNETORESISTIVE (TMR) SENSOR HAVING A MAGNESIUM OXIDE BARRIER LAYER FORMED BY A MULTI-LAYER PROCESS
8
Patent #:
Issue Dt:
11/14/2006
Application #:
10901868
Filing Dt:
07/29/2004
Publication #:
Pub Dt:
02/03/2005
Title:
RELIABLE LOW-K INTERCONNECT STRUCTURE WITH HYBRID DIELECTRIC
9
Patent #:
Issue Dt:
04/27/2010
Application #:
10902601
Filing Dt:
07/30/2004
Publication #:
Pub Dt:
02/02/2006
Title:
AUTONOMIC CLIENT MIGRATION SYSTEM FOR SERVICE ENGAGEMENTS
10
Patent #:
Issue Dt:
05/29/2007
Application #:
10902653
Filing Dt:
07/28/2004
Publication #:
Pub Dt:
02/02/2006
Title:
ESD DISSIPATIVE COATING ON CABLES
11
Patent #:
Issue Dt:
07/31/2007
Application #:
10904056
Filing Dt:
10/21/2004
Publication #:
Pub Dt:
04/27/2006
Title:
SIMULATION TESTING OF DIGITAL LOGIC CIRCUIT DESIGNS
12
Patent #:
Issue Dt:
08/29/2006
Application #:
10904059
Filing Dt:
10/21/2004
Publication #:
Pub Dt:
05/11/2006
Title:
STRUCTURE FOR STRAINED CHANNEL FIELD EFFECT TRANSISTOR PAIR HAVING A MEMBER AND A CONTACT VIA
13
Patent #:
Issue Dt:
11/27/2007
Application #:
10904225
Filing Dt:
10/29/2004
Publication #:
Pub Dt:
05/11/2006
Title:
TECHNOLOGY MIGRATION FOR INTEGRATED CIRCUITS WITH RADICAL DESIGN RESTRICTIONS
14
Patent #:
Issue Dt:
07/15/2008
Application #:
10904309
Filing Dt:
11/03/2004
Publication #:
Pub Dt:
05/11/2006
Title:
SLACK SENSITIVITY TO PARAMETER VARIATION BASED TIMING ANALYSIS
15
Patent #:
Issue Dt:
03/25/2008
Application #:
10904355
Filing Dt:
11/05/2004
Publication #:
Pub Dt:
05/11/2006
Title:
METHOD FOR IMPROVING OPTICAL PROXIMITY CORRECTION
16
Patent #:
Issue Dt:
09/25/2007
Application #:
10904357
Filing Dt:
11/05/2004
Publication #:
Pub Dt:
05/11/2006
Title:
FIN DEVICE WITH CAPACITOR INTEGRATED UNDER GATE ELECTRODE
17
Patent #:
Issue Dt:
06/12/2007
Application #:
10904391
Filing Dt:
11/08/2004
Publication #:
Pub Dt:
05/11/2006
Title:
SELF-ALIGNED LOW-K GATE CAP
18
Patent #:
Issue Dt:
08/14/2007
Application #:
10904397
Filing Dt:
11/08/2004
Publication #:
Pub Dt:
05/11/2006
Title:
METHOD AND APPARATUS FOR CONVERTING GLOBALLY CLOCK-GATED CIRCUITS TO LOCALLY CLOCK-GATED CIRCUITS
19
Patent #:
Issue Dt:
09/26/2006
Application #:
10904435
Filing Dt:
11/10/2004
Publication #:
Pub Dt:
05/11/2006
Title:
APPARATUS AND METHOD FOR SINGLE DIE BACKSIDE PROBING OF SEMICONDUCTOR DEVICES
20
Patent #:
Issue Dt:
10/10/2006
Application #:
10904438
Filing Dt:
11/10/2004
Publication #:
Pub Dt:
05/11/2006
Title:
IMPROVED ION DETECTOR FOR IONBEAM APPLICATIONS
21
Patent #:
Issue Dt:
09/12/2006
Application #:
10904460
Filing Dt:
11/11/2004
Publication #:
Pub Dt:
05/11/2006
Title:
CIRCUIT AND METHOD OF CONTROLLING INTEGRATED CIRCUIT POWER CONSUMPTION USING PHASE CHANGE SWITCHES
22
Patent #:
Issue Dt:
01/15/2008
Application #:
10904528
Filing Dt:
11/15/2004
Publication #:
Pub Dt:
05/18/2006
Title:
STRUCTURE AND METHOD FOR ACCURATE DEEP TRENCH RESISTANCE MEASUREMENT
23
Patent #:
Issue Dt:
07/18/2006
Application #:
10904555
Filing Dt:
11/16/2004
Publication #:
Pub Dt:
05/18/2006
Title:
FLUIDIC COOLING SYSTEMS AND METHODS FOR ELECTRONIC COMPONENTS
24
Patent #:
Issue Dt:
10/17/2006
Application #:
10904582
Filing Dt:
11/17/2004
Publication #:
Pub Dt:
05/18/2006
Title:
METHOD OF FABRICATING A BOTTLE TRENCH AND A BOTTLE TRENCH CAPACITOR
25
Patent #:
Issue Dt:
04/22/2008
Application #:
10904601
Filing Dt:
11/18/2004
Publication #:
Pub Dt:
05/18/2006
Title:
METHOD AND APPARATUS FOR CLEANING A SEMICONDUCTOR SUBSTRATE IN AN IMMERSION LITHOGRAPHY SYSTEM
26
Patent #:
Issue Dt:
09/19/2006
Application #:
10904680
Filing Dt:
11/23/2004
Publication #:
Pub Dt:
05/25/2006
Title:
DENDRITE GROWTH CONTROL CIRCUIT
27
Patent #:
Issue Dt:
07/10/2007
Application #:
10904681
Filing Dt:
11/23/2004
Publication #:
Pub Dt:
05/25/2006
Title:
AN ELECTRICALLY PROGRAMMABLE FUSE FOR SILICON-ON-INSULATOR (SOI) TECHNOLOGY
28
Patent #:
Issue Dt:
03/20/2007
Application #:
10904808
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
06/01/2006
Title:
STRUCTURE AND METHOD OF APPLYING STRESSES TO PFET AND NFET TRANSISTOR CHANNELS FOR IMPROVED PERFORMANCE
29
Patent #:
Issue Dt:
11/21/2006
Application #:
10904827
Filing Dt:
12/01/2004
Publication #:
Pub Dt:
06/01/2006
Title:
IMPROVED HDP-BASED ILD CAPPING LAYER
30
Patent #:
Issue Dt:
07/03/2007
Application #:
10904950
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
06/08/2006
Title:
METHOD, SYSTEM AND PROGRAM PRODUCT FOR EVALUATING A CIRCUIT
31
Patent #:
Issue Dt:
08/14/2007
Application #:
10905008
Filing Dt:
12/09/2004
Publication #:
Pub Dt:
05/11/2006
Title:
TECHNOLOGY MIGRATION FOR INTEGRATED CIRCUITS WITH RADICAL DESIGN RESTRICTIONS
32
Patent #:
Issue Dt:
12/11/2007
Application #:
10905024
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/15/2006
Title:
METHOD FOR FORMING DUAL ETCH STOP LINER AND PROTECTIVE LAYER IN A SEMICONDUCTOR DEVICE
33
Patent #:
Issue Dt:
03/25/2008
Application #:
10905025
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/15/2006
Title:
DEVICE HAVING ENHANCED STRESS STATE AND RELATED METHODS
34
Patent #:
Issue Dt:
11/04/2008
Application #:
10905027
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/15/2006
Title:
DEVICE HAVING DUAL ETCH STOP LINER AND REFORMED SILICIDE LAYER AND RELATED METHODS
35
Patent #:
Issue Dt:
07/08/2008
Application #:
10905041
Filing Dt:
12/13/2004
Publication #:
Pub Dt:
06/15/2006
Title:
SIDEWALL SEMICONDUCTOR TRANSISTORS
36
Patent #:
Issue Dt:
08/28/2007
Application #:
10905062
Filing Dt:
12/14/2004
Publication #:
Pub Dt:
06/15/2006
Title:
DUAL STRESSED SOI SUBSTRATES
37
Patent #:
Issue Dt:
02/05/2008
Application #:
10905068
Filing Dt:
12/14/2004
Publication #:
Pub Dt:
04/14/2005
Title:
METHOD FOR FORMING DAMASCENE STRUCTURE UTILIZING PLANARIZING MATERIAL COUPLED WITH COMPRESSIVE DIFFUSION BARRIER MATERIAL
38
Patent #:
Issue Dt:
03/20/2007
Application #:
10905094
Filing Dt:
12/15/2004
Publication #:
Pub Dt:
06/15/2006
Title:
LOW-COST DEEP TRENCH DECOUPLING CAPACITOR DEVICE AND PROCESS OF MANUFACTURE
39
Patent #:
Issue Dt:
08/07/2007
Application #:
10905230
Filing Dt:
12/22/2004
Publication #:
Pub Dt:
06/22/2006
Title:
MANUFACTURABLE COWP METAL CAP PROCESS FOR COPPER INTERCONNECTS
40
Patent #:
Issue Dt:
09/11/2007
Application #:
10905474
Filing Dt:
01/06/2005
Publication #:
Pub Dt:
07/06/2006
Title:
CIRCUIT ELEMENT FUNCTION MATCHING DESPITE AUTO-GENERATED DUMMY SHAPES
41
Patent #:
Issue Dt:
10/30/2007
Application #:
10905480
Filing Dt:
01/06/2005
Publication #:
Pub Dt:
07/06/2006
Title:
ON-CHIP SIGNAL TRANSFORMER FOR GROUND NOISE ISOLATION
42
Patent #:
Issue Dt:
04/14/2009
Application #:
10905486
Filing Dt:
01/06/2005
Publication #:
Pub Dt:
07/06/2006
Title:
ONE MASK HYPERABRUPT JUNCTION VARACTOR USING A COMPENSATED CATHODE CONTACT
43
Patent #:
Issue Dt:
09/18/2007
Application #:
10905586
Filing Dt:
01/12/2005
Publication #:
Pub Dt:
07/13/2006
Title:
TRANSISTOR STRUCTURE HAVING STRESSED REGIONS OF OPPOSITE TYPES UNDERLYING CHANNEL AND SOURCE/DRAIN REGIONS
44
Patent #:
Issue Dt:
09/25/2007
Application #:
10905589
Filing Dt:
01/12/2005
Publication #:
Pub Dt:
07/13/2006
Title:
ENHANCED PFET USING SHEAR STRESS
45
Patent #:
Issue Dt:
03/18/2008
Application #:
10905590
Filing Dt:
01/12/2005
Publication #:
Pub Dt:
07/13/2006
Title:
WIRING PATTERNS FORMED BY SELECTIVE METAL PLATING
46
Patent #:
Issue Dt:
12/26/2006
Application #:
10905684
Filing Dt:
01/17/2005
Publication #:
Pub Dt:
07/20/2006
Title:
SELF-ALIGNED, SILICIDED, TRENCH-BASED, DRAM/EDRAM PROCESSES WITH IMPROVED RETENTION
47
Patent #:
Issue Dt:
04/08/2008
Application #:
10905816
Filing Dt:
01/21/2005
Publication #:
Pub Dt:
07/27/2006
Title:
DETECTION OF DIAMOND CONTAMINATION IN POLISHING PAD
48
Patent #:
Issue Dt:
02/13/2007
Application #:
10905874
Filing Dt:
01/25/2005
Publication #:
Pub Dt:
07/27/2006
Title:
DUAL GATE FINFET RADIO FREQUENCY SWITCH AND MIXER
49
Patent #:
Issue Dt:
09/13/2011
Application #:
10905905
Filing Dt:
01/26/2005
Publication #:
Pub Dt:
07/27/2006
Title:
THERMO-MECHANICAL CLEAVABLE STRUCTURE
50
Patent #:
Issue Dt:
07/04/2006
Application #:
10905934
Filing Dt:
01/27/2005
Publication #:
Pub Dt:
07/27/2006
Title:
MULTIPLE LAYER STRUCTURE FOR SUBSTRATE NOISE ISOLATION
51
Patent #:
Issue Dt:
05/29/2007
Application #:
10905970
Filing Dt:
01/28/2005
Publication #:
Pub Dt:
08/24/2006
Title:
CLOCK TREE DISTRIBUTION GENERATION BY DETERMINING ALLOWED PLACEMENT REGIONS FOR CLOCKED ELEMENTS
52
Patent #:
Issue Dt:
08/15/2006
Application #:
10905973
Filing Dt:
01/28/2005
Publication #:
Pub Dt:
08/03/2006
Title:
METHOD OF FORMING A MIM CAPACITOR FOR CU BEOL APPLICATION
53
Patent #:
Issue Dt:
05/19/2009
Application #:
10906016
Filing Dt:
01/31/2005
Publication #:
Pub Dt:
08/03/2006
Title:
VERTICAL CARBON NANOTUBE TRANSISTOR INTEGRATION
54
Patent #:
Issue Dt:
01/08/2008
Application #:
10906111
Filing Dt:
02/03/2005
Publication #:
Pub Dt:
08/03/2006
Title:
COMPLIANT ELECTRICAL CONTACTS
55
Patent #:
Issue Dt:
07/22/2008
Application #:
10906147
Filing Dt:
02/04/2005
Publication #:
Pub Dt:
08/10/2006
Title:
COMPILABLE MEMORY STRUCTURE AND TEST METHODOLOGY FOR BOTH ASIC AND FOUNDRY TEST ENVIRONMENTS
56
Patent #:
Issue Dt:
10/21/2008
Application #:
10906238
Filing Dt:
02/10/2005
Publication #:
Pub Dt:
08/10/2006
Title:
VERTICAL BODY-CONTACTED SOI TRANSISTOR
57
Patent #:
Issue Dt:
05/12/2009
Application #:
10906267
Filing Dt:
02/11/2005
Publication #:
Pub Dt:
08/17/2006
Title:
METHOD TO CREATE AIR GAPS USING NON-PLASMA PROCESSES TO DAMAGE ILD MATERIALS
58
Patent #:
Issue Dt:
07/12/2011
Application #:
10906268
Filing Dt:
02/11/2005
Publication #:
Pub Dt:
08/17/2006
Title:
METHOD TO CREATE REGION SPECIFIC EXPOSURE IN A LAYER
59
Patent #:
Issue Dt:
05/29/2007
Application #:
10906335
Filing Dt:
02/15/2005
Publication #:
Pub Dt:
08/17/2006
Title:
STRUCTURE AND METHOD FOR MANUFACTURING STRAINED FINFET
60
Patent #:
Issue Dt:
07/22/2008
Application #:
10906343
Filing Dt:
02/15/2005
Publication #:
Pub Dt:
08/17/2006
Title:
SYSTEM AND METHOD FOR BALANCING DELAY OF SIGNAL COMMUNICATION PATHS THROUGH WELL VOLTAGE ADJUSTMENT
61
Patent #:
Issue Dt:
09/18/2007
Application #:
10906365
Filing Dt:
02/16/2005
Publication #:
Pub Dt:
08/17/2006
Title:
THIN FILM RESISTOR WITH CURRENT DENSITY ENHANCING LAYER (CDEL)
62
Patent #:
Issue Dt:
07/03/2007
Application #:
10906407
Filing Dt:
02/18/2005
Publication #:
Pub Dt:
08/24/2006
Title:
CLOCK CONTROL CIRCUIT FOR TEST THAT FACILITATES AN AT SPEED STRUCTURAL TEST
63
Patent #:
Issue Dt:
11/26/2013
Application #:
10906508
Filing Dt:
02/23/2005
Publication #:
Pub Dt:
08/24/2006
Title:
METHOD AND APPARATUS FOR VERIFYING MEMORY TESTING SOFTWARE
64
Patent #:
Issue Dt:
04/17/2007
Application #:
10906510
Filing Dt:
02/23/2005
Publication #:
Pub Dt:
08/24/2006
Title:
IMAGE SENSOR CELLS
65
Patent #:
Issue Dt:
10/30/2007
Application #:
10906547
Filing Dt:
02/24/2005
Publication #:
Pub Dt:
09/07/2006
Title:
IMPROVED DOUBLE GATE ISOLATION
66
Patent #:
Issue Dt:
07/03/2007
Application #:
10906553
Filing Dt:
02/24/2005
Publication #:
Pub Dt:
08/24/2006
Title:
INTEGRATED CIRCUIT LAYOUT CRITICAL AREA DETERMINATION USING VORONOI DIAGRAMS AND SHAPE BIASING
67
Patent #:
Issue Dt:
03/29/2011
Application #:
10906564
Filing Dt:
02/24/2005
Publication #:
Pub Dt:
08/24/2006
Title:
METHOD FOR TESTING A PHOTOMASK
68
Patent #:
Issue Dt:
10/02/2007
Application #:
10906625
Filing Dt:
02/28/2005
Publication #:
Pub Dt:
08/31/2006
Title:
BODY POTENTIAL IMAGER CELL
69
Patent #:
Issue Dt:
06/05/2007
Application #:
10906718
Filing Dt:
03/03/2005
Publication #:
Pub Dt:
09/07/2006
Title:
DENSE SEMICONDUCTOR FUSE ARRAY
70
Patent #:
Issue Dt:
11/08/2011
Application #:
10906808
Filing Dt:
03/08/2005
Publication #:
Pub Dt:
09/14/2006
Title:
SIMPLIFIED BURIED PLATE STRUCTURE AND PROCESS FOR SEMICONDUCTOR-ON-INSULATOR CHIP
71
Patent #:
Issue Dt:
11/02/2010
Application #:
10906826
Filing Dt:
03/08/2005
Publication #:
Pub Dt:
09/14/2006
Title:
METHOD OF DETERMINING N-WELL SCATTERING EFFECTS ON FETS
72
Patent #:
Issue Dt:
05/23/2006
Application #:
10907463
Filing Dt:
04/01/2005
Title:
DE-FLUORINATION OF WAFER SURFACE AND RELATED STRUCTURE
73
Patent #:
Issue Dt:
07/03/2007
Application #:
10907494
Filing Dt:
04/04/2005
Publication #:
Pub Dt:
10/05/2006
Title:
METHOD OF ADDING FABRICATION MONITORS TO INTEGRATED CIRCUIT CHIPS
74
Patent #:
Issue Dt:
10/30/2007
Application #:
10907496
Filing Dt:
04/04/2005
Publication #:
Pub Dt:
10/05/2006
Title:
VIA REDUNDANCY BASED ON SUBNET TIMING INFORMATION, TARGET VIA DISTANT ALONG PATH FROM SOURCE AND/OR TARGET VIA NET/SUBNET CHARACTERISTIC
75
Patent #:
Issue Dt:
08/21/2007
Application #:
10907537
Filing Dt:
04/05/2005
Publication #:
Pub Dt:
10/05/2006
Title:
HIGH Q MONOLITHIC INDUCTORS FOR USE IN DIFFERENTIAL CIRCUITS
76
Patent #:
Issue Dt:
04/17/2007
Application #:
10907570
Filing Dt:
04/06/2005
Publication #:
Pub Dt:
10/12/2006
Title:
PIXEL SENSOR CELL HAVING REDUCED PINNING LAYER BARRIER POTENTIAL AND METHOD THEREOF
77
Patent #:
Issue Dt:
11/11/2008
Application #:
10907628
Filing Dt:
04/08/2005
Publication #:
Pub Dt:
10/12/2006
Title:
OPTIMAL BUS OPERATION PERFORMANCE IN A LOGIC SIMULATION ENVIRONMENT
78
Patent #:
Issue Dt:
02/03/2009
Application #:
10907630
Filing Dt:
04/08/2005
Publication #:
Pub Dt:
10/12/2006
Title:
SIMPLIFIED VERTICAL ARRAY DEVICE DRAM/EDRAM INTEGRATION: METHOD AND STRUCTURE
79
Patent #:
Issue Dt:
10/19/2010
Application #:
10907686
Filing Dt:
04/12/2005
Publication #:
Pub Dt:
10/12/2006
Title:
STRUCTURE AND METHOD OF FABRICATING HIGH-DENSITY TRENCH-BASED NON-VOLATILE RANDOM ACCESS SONOS MEMORY CELLS FOR SOC APPLICATIONS
80
Patent #:
Issue Dt:
08/15/2006
Application #:
10907712
Filing Dt:
04/13/2005
Title:
FOUR-BIT FINFET NVRAM MEMORY DEVICE
81
Patent #:
Issue Dt:
01/23/2007
Application #:
10907873
Filing Dt:
04/19/2005
Publication #:
Pub Dt:
10/19/2006
Title:
HEAT DISSIPATION FOR HEAT GENERATING ELEMENT OF SEMICONDUCTOR DEVICE AND RELATED METHOD
82
Patent #:
Issue Dt:
03/17/2009
Application #:
10907935
Filing Dt:
04/21/2005
Publication #:
Pub Dt:
10/26/2006
Title:
METHOD OF FORMING AN ULTRA-THIN [[HFSIO]] METAL SILCATE FILM FOR HIGH PERFORMANCE CMOS APPLICATIONS AND SEMICONDUCTOR STRUCTURE FORMED IN SAID METHOD
83
Patent #:
Issue Dt:
09/05/2006
Application #:
10907971
Filing Dt:
04/22/2005
Title:
STRUCTURE AND METHOD FOR DUAL-GATE FET WITH SOI SUBSTRATE
84
Patent #:
Issue Dt:
07/31/2007
Application #:
10908033
Filing Dt:
04/26/2005
Publication #:
Pub Dt:
10/26/2006
Title:
METHOD AND APPARATUS FOR INCREASING FUSE PROGRAMMING YIELD THROUGH PREFERRED USE OF DUPLICATE DATA
85
Patent #:
Issue Dt:
02/12/2008
Application #:
10908083
Filing Dt:
04/27/2005
Publication #:
Pub Dt:
11/02/2006
Title:
SOLDER BUMPS IN FLIP-CHIP TECHNOLOGIES
86
Patent #:
Issue Dt:
03/25/2008
Application #:
10908084
Filing Dt:
04/27/2005
Publication #:
Pub Dt:
11/02/2006
Title:
POST BUMP PASSIVATION FOR SOFT ERROR PROTECTION
87
Patent #:
Issue Dt:
08/26/2008
Application #:
10908102
Filing Dt:
04/27/2005
Publication #:
Pub Dt:
11/02/2006
Title:
METHOD OF GENERATING WIRING ROUTES WITH MATCHING DELAY IN THE PRESENCE OF PROCESS VARIATION
88
Patent #:
Issue Dt:
04/08/2008
Application #:
10908117
Filing Dt:
04/28/2005
Publication #:
Pub Dt:
11/02/2006
Title:
SILICON-ON-INSULATOR BASED RADIATION DETECTION DEVICE AND METHOD
89
Patent #:
Issue Dt:
10/30/2007
Application #:
10908252
Filing Dt:
05/04/2005
Publication #:
Pub Dt:
11/09/2006
Title:
SILICON NITRIDE ETCHING METHODS
90
Patent #:
Issue Dt:
04/03/2007
Application #:
10908284
Filing Dt:
05/05/2005
Publication #:
Pub Dt:
11/09/2006
Title:
STRUCTURE AND METHODOLOGY FOR FABRICATION AND INSPECTION OF PHOTOMASKS
91
Patent #:
Issue Dt:
06/17/2008
Application #:
10908342
Filing Dt:
05/09/2005
Publication #:
Pub Dt:
11/09/2006
Title:
CONTENT BASED YIELD PREDICTION OF VLSI DESIGNS
92
Patent #:
Issue Dt:
04/22/2008
Application #:
10908346
Filing Dt:
05/09/2005
Publication #:
Pub Dt:
11/09/2006
Title:
TERMINAL PAD STRUCTURES AND METHODS OF FABRICATING SAME
93
Patent #:
Issue Dt:
07/31/2007
Application #:
10908357
Filing Dt:
05/09/2005
Publication #:
Pub Dt:
11/09/2006
Title:
ALIGNED DUMMY METAL FILL AND HOLE SHAPES
94
Patent #:
Issue Dt:
10/17/2006
Application #:
10908360
Filing Dt:
05/09/2005
Publication #:
Pub Dt:
11/09/2006
Title:
ELECTRICAL PROGRAMMABLE METAL RESISTOR
95
Patent #:
Issue Dt:
08/28/2007
Application #:
10908361
Filing Dt:
05/09/2005
Publication #:
Pub Dt:
11/09/2006
Title:
STRUCTURE AND METHOD FOR PERFORMANCE IMPROVEMENT IN VERTICAL BIPOLAR TRANSISTORS
96
Patent #:
Issue Dt:
11/04/2008
Application #:
10908394
Filing Dt:
05/10/2005
Publication #:
Pub Dt:
11/16/2006
Title:
EMBEDDED SILICON GERMANIUM USING A DOUBLE BURIED OXIDE SILICON-ON-INSULATOR WAFER
97
Patent #:
Issue Dt:
11/07/2006
Application #:
10908411
Filing Dt:
05/11/2005
Publication #:
Pub Dt:
11/16/2006
Title:
METHOD FOR FORMING A SIGE OR SIGEC GATE SELECTIVELY IN A COMPLEMENTARY MIS/MOS FET DEVICE
98
Patent #:
Issue Dt:
05/31/2011
Application #:
10908442
Filing Dt:
05/12/2005
Publication #:
Pub Dt:
11/16/2006
Title:
ANTI-HALO COMPENSATION
99
Patent #:
Issue Dt:
09/05/2006
Application #:
10908556
Filing Dt:
05/17/2005
Title:
LOW CAPACITANCE JUNCTION-ISOLATION FOR BULK FINFET TECHNOLOGY
100
Patent #:
Issue Dt:
08/08/2006
Application #:
10908583
Filing Dt:
05/18/2005
Title:
DOUBLE-GATE FETS (FIELD EFFECT TRANSISTORS)
Assignor
1
Exec Dt:
11/27/2018
Assignee
1
1100 NORTH MARKET STREET
WILMINGTON, DELAWARE 19801
Correspondence name and address
CT CORPORATION
4400 EASTON COMMONS WAY
SUITE 125
COLUMBUS, OH 43219

Search Results as of: 05/08/2024 07:35 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT