|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
10908593
|
Filing Dt:
|
05/18/2005
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
THE USE OF REDUNDANT ROUTES TO INCREASE THE YIELD AND RELIABILITY OF A VLSI LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
10908601
|
Filing Dt:
|
05/18/2005
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
A TOUCHING MICROLENS STRUCTURE FOR A PIXEL SENSOR AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10908724
|
Filing Dt:
|
05/24/2005
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
METHODOLOGY FOR IMAGE FIDELITY VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
10908796
|
Filing Dt:
|
05/26/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
OPTIMIZED THERMALLY CONDUCTIVE PLATE AND ATTACHMENT METHOD FOR ENHANCED THERMAL PERFORMANCE AND RELIABILITY OF FLIP CHIP ORGANIC PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10908883
|
Filing Dt:
|
05/31/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
NICKEL ALLOY PLATED STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
10908931
|
Filing Dt:
|
06/01/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
METHOD FOR FABRICATING INTERCONNECT STRUCTURES WITH REDUCED PLASMA DAMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
10908959
|
Filing Dt:
|
06/02/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR REDUCED LOADING OF SIGNAL TRANSMISSION ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10908961
|
Filing Dt:
|
06/02/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
LATERAL LUBISTOR STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10909497
|
Filing Dt:
|
08/02/2004
|
Title:
|
ADVANCED PROCESS CONTROL OF THERMAL OXIDATION PROCESSES, AND SYSTEMS FOR ACCOMPLISHING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10909509
|
Filing Dt:
|
08/02/2004
|
Title:
|
CONTROL OF BOTTOM DIMENSION OF TAPERED CONTACT VIA VARIATION(S) OF ETCH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10912959
|
Filing Dt:
|
08/06/2004
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
APPARATUS AND METHODS FOR CONSTRUCTING ANTENNAS USING WIRE BONDS AS RADIATING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10913409
|
Filing Dt:
|
08/09/2004
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE HAVING A FIN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
10915790
|
Filing Dt:
|
08/11/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHODS AND ARRANGEMENTS FOR LINK POWER REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10916201
|
Filing Dt:
|
08/11/2004
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
Title:
|
MOSFET STRUCTURE WITH MULTIPLE SELF-ALIGNED SILICIDE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
10919121
|
Filing Dt:
|
08/16/2004
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
Title:
|
THREE DIMENSIONAL INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10921007
|
Filing Dt:
|
08/17/2004
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
INTEGRATED DUAL DAMASCENE RIE PROCESS WITH ORGANIC PATTERNING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
10925112
|
Filing Dt:
|
08/24/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
DEEP SLEEP MODE FOR WLAN COMMUNICATION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10926587
|
Filing Dt:
|
08/26/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR BUILDING BINARY DECISION DIAGRAMS EFFICIENTLY IN A STRUCTURAL NETWORK REPRESENTATION OF A DIGITAL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
10929935
|
Filing Dt:
|
08/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
TEST-CASES FOR FUNCTIONAL VERIFICATION OF SYSTEM-LEVEL INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
10930304
|
Filing Dt:
|
08/31/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
HIGH DENSITY CHIP CARRIER WITH INTEGRATED PASSIVE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10930404
|
Filing Dt:
|
08/31/2004
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
STRAINED-SILICON CMOS DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
10930432
|
Filing Dt:
|
08/31/2004
|
Title:
|
SINGLE/DOUBLE DIPOLE MASK FOR CONTACT HOLES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10931100
|
Filing Dt:
|
08/31/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
APPARATUS, SYSTEM, AND METHOD FOR REDUCING ROTATIONAL VIBRATION TRANSMISSION WITHIN A DATA STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10931660
|
Filing Dt:
|
09/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
BIPOLAR TRANSISTOR WITH EXTRINSIC STRESS LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10932598
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD OF PRODUCING SILICON-GERMANIUM-ON-INSULATOR MATERIAL USING UNSTRAINED GE-CONTAINING SOURCE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10932982
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
ULTRA-THIN SILICON-ON-INSULATOR AND STRAINED-SILICON-DIRECT-ON-INSULATOR WITH HYBRID CRYSTAL ORIENTATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
10932999
|
Filing Dt:
|
09/02/2004
|
Title:
|
METHOD AND APPARATUS FOR DYNAMIC ADJUSTMENT OF A SENSOR SAMPLING RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10933051
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
COOLING OF SUBSTRATE USING INTERPOSER CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10934192
|
Filing Dt:
|
09/03/2004
|
Title:
|
SYSTEM AND METHOD USING IN SITU SCATTEROMETRY TO DETECT PHOTORESIST PATTERN INTEGRITY DURING THE PHOTOLITHOGRAPHY PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
10939230
|
Filing Dt:
|
09/10/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
FLEXURE PLATE FOR MAINTAINING CONTACT BETWEEN A COOLING PLATE/HEAT SINK AND A MICROCHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10939736
|
Filing Dt:
|
09/13/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
METHOD OF CREATING DEFECT FREE HIGH GE CONTENT (>25%) SIGE-ON-INSULATOR (SGOI) SUBSTRATES USING WAFER BONDING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10940543
|
Filing Dt:
|
09/14/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
POWER NETWORK RECONFIGURATION USING MEM SWITCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
10946071
|
Filing Dt:
|
09/22/2004
|
Title:
|
COPPER DAMASCENE WITH LOW-K CAPPING LAYER AND IMPROVED ELECTROMIGRATION RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10946552
|
Filing Dt:
|
09/21/2004
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
MACRO DESIGN TECHNIQUES TO ACCOMMODATE CHIP LEVEL WIRING AND CIRCUIT PLACEMENT ACROSS THE MACRO
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
10946653
|
Filing Dt:
|
09/20/2004
|
Title:
|
MULTI-GIGABIT PER SECOND COMPUTING OF THE RIJNDAEL INVERSE CIPHER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
10948421
|
Filing Dt:
|
09/23/2004
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
LAYER TRANSFER OF LOW DEFECT SIGE USING AN ETCH-BACK PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10949837
|
Filing Dt:
|
09/24/2004
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
MULTILAYER INTERCONNECT STRUCTURE CONTAINING AIR GAPS AND METHOD FOR MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
10951745
|
Filing Dt:
|
09/28/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
SILICON-ON-INSULATOR WAFER HAVING REENTRANT SHAPE DIELECTRIC TRENCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10952269
|
Filing Dt:
|
09/28/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR ADDRESS DECODING OF EMBEDDED DRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10953378
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
INCORPORATION OF CARBON IN SILICON/SILICON GERMANIUM EPITAXIAL LAYER TO ENHANCE YIELD FOR SI-GE BIPOLAR TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10956537
|
Filing Dt:
|
10/01/2004
|
Title:
|
COMBINED SYSTEM RESPONSES IN A CHIP MULTIPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10956560
|
Filing Dt:
|
10/01/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
DYNAMIC RECONFIGURATION OF CACHE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
10956561
|
Filing Dt:
|
10/01/2004
|
Title:
|
RECONFIGURABLE PROCESSING NODE INCLUDING FIRST AND SECOND PROCESSOR CORES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10956650
|
Filing Dt:
|
10/01/2004
|
Title:
|
PROCESSING NODE INCLUDING A PLURALITY OF PROCESSOR CORES AND AN INTERCONNECT CONFIGURABLE IN A TEST-MODE TO CAUSE FIRST AND SECOND TRANSACTION SOURCE INDICATORS TO BE INTERCHANGED
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10956851
|
Filing Dt:
|
10/01/2004
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
SELF-ALIGNED NANOTUBE FIELD EFFECT TRANSISTOR AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
10957250
|
Filing Dt:
|
10/01/2004
|
Title:
|
SHARED RESOURCES IN A CHIP MULTIPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
10957367
|
Filing Dt:
|
10/01/2004
|
Title:
|
SURFACE TREATMENT WITH AN ACIDIC COMPOSITION TO PREVENT SUBSTRATE AND ENVIRONMENTAL CONTAMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
10957833
|
Filing Dt:
|
10/04/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
SOI WAFERS WITH 30-100 ¿ BURIED OXIDE (BOX) CREATED BY WAFER BONDING USING 30-100 ¿ THIN OXIDE AS BONDING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10958834
|
Filing Dt:
|
10/05/2004
|
Title:
|
METHOD AND SYSTEM FOR DYNAMICALLY SELECTING WAFER LOTS FOR METROLOGY PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
10959938
|
Filing Dt:
|
10/06/2004
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
SYSTEM AND METHOD OF TRANSFER PRINTING AN ORGANIC SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
10960730
|
Filing Dt:
|
10/07/2004
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
ARCHITECTURAL LEVEL THROUGHPUT BASED POWER MODELING METHODOLOGY AND APPARATUS FOR PERVASIVELY CLOCK-GATED PROCESSOR CORES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
10961347
|
Filing Dt:
|
10/08/2004
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
SOLID IMMERSION LENS LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10962121
|
Filing Dt:
|
10/08/2004
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
METHODS FOR MODELING LATCH TRANSPARENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
10963475
|
Filing Dt:
|
10/12/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
APPARATUS, SYSTEM, AND METHOD FOR FACILITATING PORT TESTING OF A MULTI-PORT HOST ADAPTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10964882
|
Filing Dt:
|
10/14/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
MODIFIED VIA BOTTOM STRUCTURE FOR RELIABILITY ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10965031
|
Filing Dt:
|
10/14/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
METHOD OF FORMING LOW RESISTANCE AND RELIABLE VIA IN INTER-LEVEL DIELECTRIC INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10966202
|
Filing Dt:
|
10/15/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
MICROELECTRONIC DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
10966492
|
Filing Dt:
|
10/15/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
METHOD FOR OPTIMIZING INTEGRATED CIRCUIT DEVICE DESIGN AND SERVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10967845
|
Filing Dt:
|
10/18/2004
|
Title:
|
REFRACTIVE INDEX SYSTEM MONITOR AND CONTROL FOR IMMERSION LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
10968181
|
Filing Dt:
|
10/20/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR SENSOR REPLICATION FOR ENSEMBLE AVERAGING IN MICRO-ELECTROMECHANICAL SYSTEMS (MEMS)
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10968917
|
Filing Dt:
|
10/21/2004
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR PROBLEM DETERMINATION USING DEPENDENCY GRAPHS AND RUN-TIME BEHAVIOR MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
10969684
|
Filing Dt:
|
10/20/2004
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
METHOD OF MAKING A PRINTED WIRING BOARD WITH CONFORMALLY PLATED CIRCUIT TRACES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10970266
|
Filing Dt:
|
10/21/2004
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
DIGITALLY CONTROLLED FILTER TUNING FOR WLAN COMMUNICATION DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
10970469
|
Filing Dt:
|
10/21/2004
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
METHOD, SYSTEM AND PROGRAM PRODUCT FOR DEFINING AND RECORDING MINIUM AND MAXIMUM EVENT COUNTS OF A SIMULATION UTILIZING A HIGH LEVEL LANGUAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10970522
|
Filing Dt:
|
10/21/2004
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
METHOD AND SUM ADDRESSED CELL ENCODER FOR ENHANCED COMPARE AND SEARCH TIMING FOR CAM COMPARE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10973366
|
Filing Dt:
|
10/26/2004
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
SRAM RING OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
10973871
|
Filing Dt:
|
10/26/2004
|
Title:
|
HEAT REMOVAL IN SOI DEVICES USING A BURIED OXIDE LAYER/CONDUCTIVE LAYER COMBINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10974232
|
Filing Dt:
|
10/27/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
ADVANCED TECHNIQUE FOR FORMING A TRANSISTOR HAVING RAISED DRAIN AND SOURCE REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10976598
|
Filing Dt:
|
10/29/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
MAGNETIC RANDOM ACCESS MEMORY USING MEMORY CELLS WITH ROTATED MAGNETIC STORAGE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10977432
|
Filing Dt:
|
10/29/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
DYNAMIC MEMORY ARCHITECTURE EMPLOYING PASSIVE EXPIRATION OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10977768
|
Filing Dt:
|
10/29/2004
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
FINFET BODY CONTACT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
10978056
|
Filing Dt:
|
10/30/2004
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
SYSTEMS AND METHODS FOR STORAGE AREA NETWORK DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10978067
|
Filing Dt:
|
10/28/2004
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
POWER GATING TECHNIQUES ABLE TO HAVE DATA RETENTION AND VARIABILITY IMMUNITY PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
10978183
|
Filing Dt:
|
10/29/2004
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
CLOCK SCALING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
10978389
|
Filing Dt:
|
11/02/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR RECOVERY OF DATA FOR A LOST SECTOR IN A STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
10978715
|
Filing Dt:
|
11/01/2004
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
HETERO-INTEGRATED STRAINED SILICON N-AND P-MOSFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10979381
|
Filing Dt:
|
11/02/2004
|
Title:
|
METHOD AND SYSTEM FOR CONVERTING TOOL PROCESS ABILITY BASED UPON WORK IN PROGRESS CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10980220
|
Filing Dt:
|
11/03/2004
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
ENHANCEMENT OF ELECTRON AND HOLE MOBILITIES IN <110> SI UNDER BIAXIAL COMPRESSIVE STRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
10980365
|
Filing Dt:
|
11/03/2004
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
SILICON CONTAINING TARC / BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10981155
|
Filing Dt:
|
11/04/2004
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
NOVEL CIRCUIT FOR MINIMIZING FILTER CAPACITANCE LEAKAGE INDUCED JITTER IN PHASE LOCKED LOOPS (PLLS)
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
10981233
|
Filing Dt:
|
11/04/2004
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
HARDMASK FOR RELIABILITY OF SILICON BASED DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
10981926
|
Filing Dt:
|
11/05/2004
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
DUAL MAGNETIC TUNNEL JUNCTION SENSOR WITH A LONGITUDINAL BIAS STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10982411
|
Filing Dt:
|
11/05/2004
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
USE OF HYDROGEN IMPLANTATION TO IMPROVE MATERIAL PROPERTIES OF SILICON-GERMANIUM-ON-INSULATOR MATERIAL MADE BY THERMAL DIFFUSION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
10982575
|
Filing Dt:
|
11/05/2004
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
METHOD FOR THERMAL CHARACTERIZATION UNDER NON-UNIFORM HEAT LOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10983345
|
Filing Dt:
|
11/08/2004
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR PLASMA INDUCED MODIFICATION AND IMPROVEMENT OF CRITICAL DIMENSION UNIFORMITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10983819
|
Filing Dt:
|
11/08/2004
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
AUTOMATIC METHOD FOR ROUTING AND DESIGNING AN LSI
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10984055
|
Filing Dt:
|
11/09/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
MAGNETIC SHIFT REGISTER WITH SHIFTABLE MAGNETIC DOMAINS BETWEEN TWO REGIONS, AND METHOD OF USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
10984439
|
Filing Dt:
|
11/09/2004
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
SACRIFICIAL METAL SPACER DAMASCENE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10984578
|
Filing Dt:
|
11/09/2004
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
HIGH-DENSITY FINFET INTEGRATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10985453
|
Filing Dt:
|
11/10/2004
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
RANDOM ACCESS MEMORY WITH STABILITY ENHANCEMENT AND EARLY READ ELIMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10986665
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
SELF ORIENTING MICRO PLATES OF THERMALLY CONDUCTING MATERIAL AS COMPONENT IN THERMAL PASTE OR ADHESIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10986773
|
Filing Dt:
|
11/15/2004
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR LOGIC VERIFICATION USING MIRROR INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10987427
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR INCREASING PRODUCT YIELD BY CONTROLLING LITHOGRAPHY ON THE BASIS OF ELECTRICAL SPEED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
10987484
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
SPACER FOR A GATE ELECTRODE HAVING TENSILE STRESS AND A METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10987749
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
FIELD EFFECT DEVICE WITH A CHANNEL WITH A SWITCHABLE CONDUCTIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10987778
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
HIGH PERFORMANCE LOW COST MONOPOLE ANTENNA FOR WIRELESS APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10987804
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR CONTROLLING THE CHEMICAL MECHANICAL POLISHING BY USING A SEISMIC SIGNAL OF A SEISMIC SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10987827
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
TECHNIQUE FOR FORMING A SPACER FOR A LINE ELEMENT BY USING AN ETCH STOP LAYER DEPOSITED BY A HIGHLY DIRECTIONAL DEPOSITION TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10987985
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT CHIP PACKAGES HAVING INTEGRATED MICROCHANNEL COOLING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
10988015
|
Filing Dt:
|
11/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
INTEGRATED THERMOELECTRIC COOLING DEVICES AND METHODS FOR FABRICATING SAME
|
|