|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11181053
|
Filing Dt:
|
07/14/2005
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR DYNAMICALLY EXECUTING A FUNCTION IN A PROGRAMMABLE LOGIC ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11181152
|
Filing Dt:
|
07/14/2005
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
LOW-IF MULTIPLE MODE TRANSMITTER FRONT END AND CORRESPONDING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11181707
|
Filing Dt:
|
07/14/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
SET/RESET LATCH WITH MINIMUM SINGLE EVENT UPSET
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11181954
|
Filing Dt:
|
07/14/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
HIGH-DENSITY LOGIC TECHNIQUES WITH REDUCED-STACK MULTI-GATE FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11182445
|
Filing Dt:
|
07/15/2005
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
FORMATION OF LOW RESISTANCE VIA CONTACTS IN INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11182558
|
Filing Dt:
|
07/15/2005
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
OPTICAL DEVICES HAVING TRANSMISSION ENHANCED BY SURFACE PLASMON MODE RESONANCE, AND THEIR USE IN DATA RECORDING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11182681
|
Filing Dt:
|
07/16/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
METHOD AND STRUCTURE TO PREVENT SILICIDE STRAPPING OF SOURCE/DRAIN TO BODY IN SEMICONDUCTOR DEVICES WITH SOURCE/DRAIN STRESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11183647
|
Filing Dt:
|
07/18/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
METHOD AND STRUCTURE FOR REDUCTION OF SOFT ERROR RATES IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2008
|
Application #:
|
11183773
|
Filing Dt:
|
07/19/2005
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
REDUCED ELECTROMIGRATION AND STRESSED INDUCED MIGRATION OF COPPER WIRES BY SURFACE COATING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11184244
|
Filing Dt:
|
07/19/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
POWER GATING SCHEMES IN SOI CIRCUITS IN HYBRID SOI-EPITAXIAL CMOS STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11184702
|
Filing Dt:
|
07/19/2005
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
DISCRETE NANO-TEXTURED STRUCTURES IN BIOMOLECULAR ARRAYS, AND METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
11189765
|
Filing Dt:
|
07/27/2005
|
Title:
|
System and method for reducing cross-coupling noise between charge storage elements in a semiconductor device
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11190360
|
Filing Dt:
|
07/27/2005
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
MATERIALS CONTAINING VOIDS WITH VOID SIZE CONTROLLED ON THE NANOMETER SCALE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11192153
|
Filing Dt:
|
07/28/2005
|
Title:
|
USING A SHUFFLE UNIT TO IMPLEMENT SHIFT OPERATIONS IN A PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11192259
|
Filing Dt:
|
07/28/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
VERIFIED COMPUTING ENVIRONMENT FOR PERSONAL INTERNET COMMUNICATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11192691
|
Filing Dt:
|
07/29/2005
|
Title:
|
AUTOMATED CONTROL THREAD DETERMINATION BASED UPON POST-PROCESS CONSIDERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11193660
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING SLOT VIA BITLINE FOR MRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11193711
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
METHODOLOGY FOR LAYOUT-BASED MODULATION AND OPTIMIZATION OF NITRIDE LINER STRESS EFFECT IN COMPACT MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11193868
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR CLOCK SYNCHRONIZATION AND DATA RECOVERY IN A RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11193878
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
WRITE OPERATIONS FOR PHASE-CHANGE-MATERIAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11194233
|
Filing Dt:
|
08/01/2005
|
Title:
|
METHOD AND APPARATUS FOR MODIFYING PROCESS SELECTIVITIES BASED ON PROCESS STATE INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11195426
|
Filing Dt:
|
08/02/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR THREE-DIMENSIONAL MEASUREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11195566
|
Filing Dt:
|
08/02/2005
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
LOW REFRACTIVE INDEX POLYMERS AS UNDERLAYERS FOR SILICON-CONTAINING PHOTORESISTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
11196024
|
Filing Dt:
|
08/03/2005
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
METHOD OF FORMING CONTACT PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11196073
|
Filing Dt:
|
08/03/2005
|
Title:
|
END OF LINE PERFORMANCE PREDICTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11197046
|
Filing Dt:
|
08/03/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
METHODS FOR FABRICATING A STRESSED MOS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11198466
|
Filing Dt:
|
08/05/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
AUTOMATED MIGRATION OF ANALOG AND MIXED-SIGNAL VLSI DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11199526
|
Filing Dt:
|
08/08/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
TECHNIQUE FOR ENHANCING PROCESS FLEXIBILITY DURING THE FORMATION OF VIAS AND TRENCHES IN LOW-K INTERLAYER DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11200271
|
Filing Dt:
|
08/09/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
PLANAR SUBSTRATE DEVICES INTEGRATED WITH FINFETS AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11201970
|
Filing Dt:
|
08/11/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR REMOVING BUBBLES FROM A PROCESS LIQUID
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11203944
|
Filing Dt:
|
08/15/2005
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
Title:
|
WIRING STRUCTURE FOR INTEGRATED CIRCUIT WITH REDUCED INTRALEVEL CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11203952
|
Filing Dt:
|
08/15/2005
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
TEMPERATURE STABLE METAL NITRIDE GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
11205565
|
Filing Dt:
|
08/17/2005
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
LOW POWER MANAGER FOR STANDBY OPERATION OF A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11205713
|
Filing Dt:
|
08/17/2005
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROVIDING ERROR CORRECTION CAPABILITY TO LONGITUDINAL POSITION DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11205719
|
Filing Dt:
|
08/17/2005
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
METAL-INSULATOR-METAL CAPACITOR AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11207218
|
Filing Dt:
|
08/19/2005
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
ADOPTING FEATURE OF BURIED ELECTRICALLY CONDUCTIVE LAYER IN DIELECTRICS FOR ELECTRICAL ANTI-FUSE APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11208359
|
Filing Dt:
|
08/19/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
RELAXED, LOW-DEFECT SGOI FOR STRAINED SI CMOS APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11208985
|
Filing Dt:
|
08/22/2005
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
HIGH PERFORMANCE MOSFET COMPRISING A STRESSED GATE METAL SILICIDE LAYER AND METHOD OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11209408
|
Filing Dt:
|
08/23/2005
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
STRUCTURE FOR AND METHOD OF FABRICATING A HIGH-MOBILITY FIELD-EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11209871
|
Filing Dt:
|
08/23/2005
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11212208
|
Filing Dt:
|
08/26/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
APPARATUS, SYSTEM, AND METHOD FOR MANDATORY END TO END INTEGRITY CHECKING IN A STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11213231
|
Filing Dt:
|
08/26/2005
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
Title:
|
METHOD OF FABRICATING A FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11214115
|
Filing Dt:
|
08/29/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
METHOD OF PROCESS CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11214161
|
Filing Dt:
|
08/29/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
CLOCK AND DATA RECOVERY SYSTEM AND METHOD FOR CLOCK AND DATA RECOVERY BASED ON A FORWARD ERROR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11214211
|
Filing Dt:
|
08/29/2005
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION METALLIC CONTACTS, GATES AND DIFFUSION BARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11216198
|
Filing Dt:
|
08/31/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
INTERCONNECT STRUCTURE AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
11216862
|
Filing Dt:
|
08/31/2005
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
FORMATION OF CAPACITOR HAVING A FIN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11218198
|
Filing Dt:
|
09/01/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR MAKING COPLANAR DIELECTRICALLY-ISOLATED REGIONS OF DIFFERENT SEMICONDUCTOR MATERIALS ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
11218397
|
Filing Dt:
|
09/02/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
TEST STRUCTURE OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11219095
|
Filing Dt:
|
09/02/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
PROCESSES AND MATERIALS FOR STEP AND FLASH IMPRINT LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11220324
|
Filing Dt:
|
09/06/2005
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
METHOD FOR FABRICATING ELECTRICAL CONTACT BUTTONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11220433
|
Filing Dt:
|
09/07/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
DESIGN OF BEOL PATTERNS TO REDUCE THE STRESSES ON STRUCTURES BELOW CHIP BONDPADS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11220436
|
Filing Dt:
|
09/07/2005
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING A ROOT CAUSE OF A STATISTICAL PROCESS CONTROL FAILURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11220878
|
Filing Dt:
|
09/06/2005
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR DEPLOYING A LIQUID METAL THERMAL INTERFACE FOR CHIP COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11221118
|
Filing Dt:
|
09/07/2005
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
METHOD OF FORMING A DUAL GATED FINFET GAIN CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11221177
|
Filing Dt:
|
09/07/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
METHOD FOR INTERLAYER AND YIELD BASED OPTICAL PROXIMITY CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11221484
|
Filing Dt:
|
09/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
TUNNEL BARRIERS BASED ON ALKALINE EARTH OXIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11221624
|
Filing Dt:
|
09/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
TUNNEL BARRIERS BASED ON RARE EARTH ELEMENT OXIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11224388
|
Filing Dt:
|
09/12/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
DATA REPRESENTATION RELATING TO A NON-SAMPLED WORKPIECE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
11225600
|
Filing Dt:
|
09/13/2005
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
ANALOG UNIDIRECTIONAL SERIAL LINK ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11225672
|
Filing Dt:
|
09/13/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR PERFORMING TARGET ENLARGEMENT IN THE PRESENCE OF CONSTRAINTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11226534
|
Filing Dt:
|
09/13/2005
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
CIRCUITS AND METHODS FOR IMPLEMENTING TRANSFORMER-COUPLED AMPLIFIERS AT MILLIMETER WAVE FREQUENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
11229188
|
Filing Dt:
|
09/15/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
MULTI-SILICIDE SYSTEM IN INTEGRATED CIRCUIT TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
11230898
|
Filing Dt:
|
09/20/2005
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
LOW-VOLTAGE DIFFERENTIAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11231405
|
Filing Dt:
|
09/21/2005
|
Title:
|
STRESSED MOS DEVICE AND METHODS FOR ITS FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11231647
|
Filing Dt:
|
09/21/2005
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11231919
|
Filing Dt:
|
09/21/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
APPARATUS AND METHODS FOR PACKAGING ANTENNAS WITH INTEGRATED CIRCUIT CHIPS FOR MILLIMETER WAVE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11233423
|
Filing Dt:
|
09/22/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR MANAGING CLOCK SKEW
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11234637
|
Filing Dt:
|
09/22/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
BOOT PERFORMANCE OPTIMIZATION FOR HARD DRIVE FOR PERSONAL INTERNET COMMUNICATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11236451
|
Filing Dt:
|
09/27/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
USING CONSTRAINTS IN DESIGN VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11239495
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
PROGRAMMABLE NON-VOLATILE RESISTANCE SWITCHING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11239507
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
LOW ACTIVATION ENERGY DISSOLUTION MODIFICATION AGENTS FOR PHOTORESIST APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11239600
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR COMPOSITE BEHAVIORAL MODELING FOR MULTIPLE-SOURCED INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11239814
|
Filing Dt:
|
09/30/2005
|
Title:
|
METHOD AND APPARATUS FOR SELECTING WAFERS FOR SAMPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
11240311
|
Filing Dt:
|
09/30/2005
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING NETWORK ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11240468
|
Filing Dt:
|
10/03/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
CONTACT SPACER FORMATION USING ATOMIC LAYER DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11240833
|
Filing Dt:
|
10/03/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
SERVO SYSTEM FOR A TWO-DIMENSIONAL MICRO-ELECTROMECHANICAL SYSTEM (MEMS)-BASED SCANNER AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11242719
|
Filing Dt:
|
10/03/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
BACKSIDE UNLAYERING OF MOSFET DEVICES FOR ELECTRICAL AND PHYSICAL CHARACTERIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11242723
|
Filing Dt:
|
10/03/2005
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
RENESTING INTERACTION MAP INTO DESIGN FOR EFFICIENT LONG RANGE CALCULATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11243360
|
Filing Dt:
|
10/03/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
DATA STORAGE DEVICE AND ASSOCIATED METHOD FOR WRITING DATA TO, AND READING DATA FROM AN UNPATTERNED MAGNETIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11243595
|
Filing Dt:
|
10/05/2005
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
TEST STRUCTURE OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11244291
|
Filing Dt:
|
10/06/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
HIGH MOBILITY CMOS CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11244361
|
Filing Dt:
|
10/05/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
LOCATING A DEVICE IN A GIVEN STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11245824
|
Filing Dt:
|
10/07/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
PROCESS MARGIN USING DISCRETE ASSIST FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11246298
|
Filing Dt:
|
10/11/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
BETA CONTROL USING A RAPID THERMAL OXIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11246830
|
Filing Dt:
|
10/07/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
METHODS FOR FABRICATING A SEMICONDUCTOR STRUCTURE USING A MANDREL AND SEMICONDUCTOR STRUCTURES FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11248719
|
Filing Dt:
|
10/12/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
CONTROL OF LINER THICKNESS FOR IMPROVING THERMAL CYCLE RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11249911
|
Filing Dt:
|
10/13/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR OPTIMIZING HEAT TRANSFER WITH ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11250019
|
Filing Dt:
|
10/13/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
ROW CIRCUIT RING OSCILLATOR METHOD FOR EVALUATING MEMORY CELL PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11250043
|
Filing Dt:
|
10/13/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
METHOD AND MESH REFERENCE STRUCTURES FOR IMPLEMENTING Z-AXIS CROSS-TALK REDUCTION THROUGH COPPER SPUTTERING ONTO MESH REFERENCE PLANES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11250324
|
Filing Dt:
|
10/15/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
OPTICAL COLOR SENSOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11251604
|
Filing Dt:
|
10/14/2005
|
Title:
|
PRODUCT-RELATED FEEDBACK FOR PROCESS CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11251745
|
Filing Dt:
|
10/17/2005
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
VENTS WITH SIGNAL IMAGE FOR SIGNAL RETURN PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11252384
|
Filing Dt:
|
10/17/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
METHOD OF FABRICATING A MAGNETIC SHIFT REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11254044
|
Filing Dt:
|
10/19/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR MAKING COPLANAR ISOLATED REGIONS OF DIFFERENT SEMICONDUCTOR MATERIALS ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11255971
|
Filing Dt:
|
10/24/2005
|
Title:
|
METHOD FOR FORMING SOLDER JOINTS FOR A FLIP CHIP ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11257904
|
Filing Dt:
|
10/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
APPARATUS AND METHODS FOR INTEGRALLY PACKAGING OPTOELECTRONIC DEVICES, IC CHIPS AND OPTICAL TRANSMISSION LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11259315
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
IMPORTATION OF VIRTUAL SIGNALS INTO ELECTRONIC TEST EQUIPMENT TO FACILITATE TESTING OF AN ELECTRONIC COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11259483
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
STRUCTURE AND METHOD TO FABRICATE FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11259572
|
Filing Dt:
|
10/26/2005
|
Title:
|
SYSTEM FOR CHARACTERIZATION OF LOW-K DIELECTRIC MATERIAL DAMAGE
|
|