|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11485390
|
Filing Dt:
|
07/13/2006
|
Title:
|
INTEGRATED CMOS SPECTRUM ANALYZER FOR ON-CHIP DIAGNOSTICS USING DIGITAL AUTOCORRELATION OF COARSELY QUANTIZED SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11490248
|
Filing Dt:
|
07/21/2006
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
COMPLEXES OF CARBON NANOTUBES AND FULLERENES WITH MOLECULAR-CLIPS AND USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11491216
|
Filing Dt:
|
07/21/2006
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
PACKAGING RELIABILITY SUPER CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11491635
|
Filing Dt:
|
07/24/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR IDENTIFYING EMPTY LOCATIONS IN A SCRAMBLED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11491701
|
Filing Dt:
|
07/24/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
HIGH SPEED LATCH CIRCUITS USING GATED DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11492271
|
Filing Dt:
|
07/25/2006
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
STRAINED SILICON CMOS ON HYBRID CRYSTAL ORIENTATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11492455
|
Filing Dt:
|
07/25/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
METHOD OF FABRICATING STRAINED CHANNEL FIELD EFFECT TRANSISTOR PAIR HAVING UNDERLAPPED DUAL LINERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11492456
|
Filing Dt:
|
07/25/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
METHOD OF FORMING CONTACT FOR DUAL LINER PRODUCT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11494195
|
Filing Dt:
|
07/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
TECHNIQUES FOR USE OF NANOTECHNOLOGY IN PHOTOVOLTAICS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11495336
|
Filing Dt:
|
07/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
SYSTEM AND METHODS FOR QUANTITATIVELY EVALUATING COMPLEXITY OF COMPUTING SYSTEM CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11495518
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR SIDE WALL FIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11496120
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
THREE-DIMENSIONAL CASCADED POWER DISTRIBUTION IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11496153
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
PIN GRID ARRAY ZERO INSERTION FORCE CONNECTORS CONFIGURABLE FOR SUPPORTING LARGE PIN COUNTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
11496383
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
ULTRA-SENSITIVE DETECTION TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11496542
|
Filing Dt:
|
08/01/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
LOW TEMPERATURE MELT-PROCESSING OF ORGANIC-INORGANIC HYBRID
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
11497903
|
Filing Dt:
|
08/01/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
TRANSPARENT TRANSFER OF A TWO-WAY COMMUNICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11498009
|
Filing Dt:
|
08/01/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
POWER GATING TECHNIQUES ABLE TO HAVE DATA RETENTION AND VARIABILITY IMMUNITY PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11498689
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
VERSATILE SI-BASED PACKAGING WITH INTEGRATED PASSIVE COMPONENTS FOR MMWAVE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11499220
|
Filing Dt:
|
08/04/2006
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
STRUCTURE TO IMPROVE ADHESION BETWEEN TOP CVD LOW-K DIELECTRIC AND DIELECTRIC CAPPING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
11501186
|
Filing Dt:
|
08/07/2006
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
FLUORINATED VINYL ETHERS, COPOLYMERS THEREOF, AND USE IN LITHOGRAPHIC PHOTORESIST COMPOSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
11502132
|
Filing Dt:
|
08/09/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
IMPLANT DAMAGE CONTROL BY IN-SITU C DOPING DURING SIGE EPITAXY FOR DEVICE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11502196
|
Filing Dt:
|
08/10/2006
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
STRUCTURE FOR DETERMINING THERMAL CYCLE RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11503356
|
Filing Dt:
|
08/10/2006
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
FLUORINATED VINYL ETHERS, COPOLYMERS THEREOF, AND USE IN LITHOGRAPHIC PHOTORESIST COMPOSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11503390
|
Filing Dt:
|
08/11/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
CONTROLLING AN I/O MMU
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11503700
|
Filing Dt:
|
08/14/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR LIMITING PROCESSOR PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11506770
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
METHODS FOR ETCHING LAYERS WITHIN A MEMS DEVICE TO ACHIEVE A TAPERED EDGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11506827
|
Filing Dt:
|
08/21/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
HYDRAZINE-FREE SOLUTION DEPOSITION OF CHALCOGENIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11507308
|
Filing Dt:
|
08/21/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
LOW LATENCY COUNTER EVENT INDICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11511680
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
THIN FILM PHASE CHANGE MEMORY CELL FORMED ON SILICON-ON-INSULATOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
11511815
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
THROUGH BOARD STACKING OF MULTIPLE LGA-CONNECTED COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
11512000
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
ASYMMETRIC TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
11513786
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
COMPLIANT VAPOR CHAMBER CHIP PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11515910
|
Filing Dt:
|
09/06/2006
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
SERVO SYSTEM FOR A TWO-DIMENSIONAL MICRO-ELECTROMECHANICAL SYSTEM (MEMS)-BASED SCANNER AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11516208
|
Filing Dt:
|
09/06/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
VERTICAL FIELD EFFECT TRANSISTOR ARRAYS AND METHODS FOR FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11518773
|
Filing Dt:
|
09/11/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
METHOD TO GENERATE AIRGAPS WITH A TEMPLATE FIRST SCHEME AND A SELF ALIGNED BLOCKOUT MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11518843
|
Filing Dt:
|
09/11/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
SYSTEM FOR CONTROLLING HIGH-SPEED BIDIRECTIONAL COMMUNICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11519176
|
Filing Dt:
|
09/11/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
NANOWIRE MOSFET WITH DOPED EPITAXIAL CONTACTS FOR SOURCE AND DRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
11519393
|
Filing Dt:
|
09/12/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
THERMALLY EXCITED NEAR-FIELD SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11519680
|
Filing Dt:
|
09/12/2006
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
CHARGE MODULATION NETWORK FOR MULTIPLE POWER DOMAINS FOR SILICON-ON-INSULATOR TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
11521219
|
Filing Dt:
|
09/14/2006
|
Title:
|
METAL-INSULATOR-METAL-INSULATOR-METAL (MIMIM) MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11522623
|
Filing Dt:
|
09/18/2006
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
POLYCRYSTALLINE SIGE JUNCTIONS FOR ADVANCED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11522873
|
Filing Dt:
|
09/18/2006
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
CIRCUITS AND METHODS FOR HIGH-EFFICIENCY ON-CHIP POWER DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11522905
|
Filing Dt:
|
09/19/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
MIXED ORIENTATION AND MIXED MATERIAL SEMICONDUCTOR-ON-INSULATOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11526943
|
Filing Dt:
|
09/26/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
HETERO DIELS-ALDER ADDUCTS OF PENTACENE AS SOLUBLE PRECURSORS OF PENTACENE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11528253
|
Filing Dt:
|
09/27/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
METAL CAGE STRUCTURE AND METHOD FOR EMI SHIELDING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11530145
|
Filing Dt:
|
09/08/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
DUAL STORAGE NODE MEMORY DEVICES AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11531298
|
Filing Dt:
|
09/13/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
METHOD AND STRUCTURE FOR INTEGRATING MIM CAPACITORS WITHIN DUAL DAMASCENE PROCESSING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11531372
|
Filing Dt:
|
09/13/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
STRESSED SEMICONDUCTOR DEVICE STRUCTURES HAVING GRANULAR SEMICONDUCTOR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11531437
|
Filing Dt:
|
09/13/2006
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD FOR FORMING SOLDER BALLS WITH A STABLE OXIDE LAYER BY CONTROLLING THE REFLOW AMBIENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11531714
|
Filing Dt:
|
09/14/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
SERIAL LINK OUTPUT STAGE DIFFERENTIAL AMPLIFIER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11532207
|
Filing Dt:
|
09/15/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR WITH RAISED SOURCE/DRAIN FIN STRAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11532216
|
Filing Dt:
|
09/15/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
UNROLLING HARDWARE DESIGN GENERATE STATEMENTS IN A SOURCE WINDOW DEBUGGER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
11532599
|
Filing Dt:
|
09/18/2006
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
Title:
|
BONDING OF SUBSTRATES INCLUDING METAL-DIELECTRIC PATTERNS WITH METAL RAISED ABOVE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11532967
|
Filing Dt:
|
09/19/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
TRENCH ISOLATION STRUCTURE FOR A SEMICONDUCTOR DEVICE WITH REDUCED SIDEWALL STRESS AND A METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11533125
|
Filing Dt:
|
09/19/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORY STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11533408
|
Filing Dt:
|
09/20/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
RATIOED FEEDBACK BODY VOLTAGE BIAS GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11533460
|
Filing Dt:
|
09/20/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
METHOD OF FORMING DOPED REGIONS IN THE BULK SUBSTRATE OF AN SOI SUBSTRATE TO CONTROL THE OPERATIONAL CHARACTERISTICS OF TRANSISTORS FORMED THEREABOVE, AND AN INTEGRATED CIRCUIT DEVICE COMPRISING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
11533558
|
Filing Dt:
|
09/20/2006
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR MANAGING CENTRAL PROCESSING UNIT RESOURCES OF A LOGICALLY PARTITIONED COMPUTING ENVIRONMENT WITHOUT SHARED MEMORY ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11533928
|
Filing Dt:
|
09/21/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
TRENCH CAPACITOR WITH VOID-FREE CONDUCTOR FILL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11534070
|
Filing Dt:
|
09/21/2006
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
FLOATING BODY CONTROL IN SOI DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11534526
|
Filing Dt:
|
09/22/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING STRAINED SI FOR CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11534726
|
Filing Dt:
|
09/25/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
TECHNIQUE FOR FORMING AN ISOLATION TRENCH AS A STRESS SOURCE FOR STRAIN ENGINEERING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11536114
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
METHODS FOR FABRICATING MULTIPLE FINGER TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11536126
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
STRESSED FIELD EFFECT TRANSISTOR AND METHODS FOR ITS FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11536730
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
TECHNIQUE FOR NON-DESTRUCTIVE METAL DELAMINATION MONITORING IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
11537497
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
CONNECTION MANAGER WITH LOCATION LEARNING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11538174
|
Filing Dt:
|
10/03/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
FIELD EFFECT DEVICE INCLUDING INVERTED V SHAPED CHANNEL REGION AND METHOD FOR FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11538567
|
Filing Dt:
|
10/04/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
CHIP SYSTEM ARCHITECTURE FOR PERFORMANCE ENHANCEMENT, POWER REDUCTION AND COST REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
11538588
|
Filing Dt:
|
10/04/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR SCHEDULING A STREAM OF PRODUCTS IN A MANUFACTURING ENVIRONMENT BY USING A SIMULATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11538848
|
Filing Dt:
|
10/05/2006
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
LOCAL COLLECTOR IMPLANT STRUCTURE FOR HETEROJUNCTION BIPOLAR TRANSISTORS AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11538872
|
Filing Dt:
|
10/05/2006
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
DISTINGUISHING BETWEEN DOPANT AND LINE WIDTH VARIATION COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11538913
|
Filing Dt:
|
10/05/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
CRITICAL AREA COMPUTATION OF COMPOSITE FAULT MECHANISMS USING VORONOI DIAGRAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11539800
|
Filing Dt:
|
10/09/2006
|
Title:
|
METHOD AND APPARATUS FOR SELECTING SITES FOR SAMPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11539803
|
Filing Dt:
|
10/09/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR COMPENSATING METROLOGY DATA FOR SITE BIAS PRIOR TO FILTERING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11539917
|
Filing Dt:
|
10/10/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR MEASUREMENT DATA EVALUATION IN SEMICONDUCTOR PROCESSING BY CORRELATION-BASED DATA FILTERING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11540436
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
SYSTEMS AND METHODS FOR CORRELATION OF BURST EVENTS AMONG DATA STREAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11541997
|
Filing Dt:
|
10/02/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
DEVICE FOR DEFEATING REVERSE ENGINEERING OF INTEGRATED CIRCUITS BY OPTICAL MEANS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
11548328
|
Filing Dt:
|
10/11/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
IMAGE PROCESSING USING MULTIPLE IMAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11548428
|
Filing Dt:
|
10/11/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
METHOD OF REDUCING STACKING FAULTS THROUGH ANNEALING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
11548482
|
Filing Dt:
|
10/11/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
APPARATUS AND METHOD FOR PROGRAMMING AN ELECTRONICALLY PROGRAMMABLE SEMICONDUCTOR FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11548717
|
Filing Dt:
|
10/12/2006
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
BY-PRODUCT COLLECTING PROCESSES FOR CLEANING PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11549311
|
Filing Dt:
|
10/13/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR WITH THIN GATE ELECTRODE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11550265
|
Filing Dt:
|
10/17/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR MODELING A STREAM OF PRODUCTS IN A MANUFACTURING ENVIRONMENT BY PROCESS AND TOOL CATEGORIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11550573
|
Filing Dt:
|
10/18/2006
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
SYSTEM FOR METHOD OF PREDICTING POWER EVENTS IN AN INTERMITTENT POWER ENVIRONMENT AND DISPATCHING COMPUTATIONAL OPERATIONS OF AN INTEGRATED CIRCUIT ACCORDINGLY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11550941
|
Filing Dt:
|
10/19/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
TECHNIQUE FOR FORMING A STRAINED TRANSISTOR BY A LATE AMORPHIZATION AND DISPOSABLE SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11551390
|
Filing Dt:
|
10/20/2006
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
PLANARIZATION METHOD USING HYBRID OXIDE AND POLYSILICON CMP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11552245
|
Filing Dt:
|
10/24/2006
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
METHOD AND SYSTEM OF INTRODUCING HIERARCHY INTO DESIGN RULE CHECKING TEST CASES AND ROTATION OF TEST CASE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11552582
|
Filing Dt:
|
10/25/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
METHODS FOR FABRICATING A STRESS ENHANCED MOS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11552771
|
Filing Dt:
|
10/25/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
METHOD FOR MAKING INTEGRATED CIRCUIT CHIP UTILIZING ORIENTED CARBON NANOTUBE CONDUCTIVE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11553072
|
Filing Dt:
|
10/26/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
METHOD OF FORMING A MOSFET WITH DUAL WORK FUNCTION MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11553176
|
Filing Dt:
|
10/26/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
DAMAGE PROPAGATION BARRIER AND METHOD OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11554053
|
Filing Dt:
|
10/30/2006
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
MEMORY MODEL FOR FUNCTIONAL VERIFICATION OF MULTI-PROCESSOR SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
11554079
|
Filing Dt:
|
10/30/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
SELF-ASSEMBLED LAMELLAR MICRODOMAINS AND METHOD OF ALIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11554235
|
Filing Dt:
|
10/30/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
CONSTRAINED DETAILED PLACEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11554612
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
REDUCED LEAKAGE INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
11556262
|
Filing Dt:
|
11/03/2006
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
CHIP-BASED PROBER FOR HIGH FREQUENCY MEASUREMENTS AND METHODS OF MEASURING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11556739
|
Filing Dt:
|
11/06/2006
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
STRUCTURE FOR AND METHOD OF FABRICATING A HIGH-SPEED CMOS-COMPATIBLE GE-ON-INSULATOR PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
11556746
|
Filing Dt:
|
11/06/2006
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
CHANGING DEVICE FUNCTIONALITY USING ENVIRONMENT CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11556755
|
Filing Dt:
|
11/06/2006
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
STRUCTURE FOR AND METHOD OF FABRICATING A HIGH-SPEED CMOS-COMPATIBLE GE-ON-INSULATOR PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11556833
|
Filing Dt:
|
11/06/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES INCORPORATING MULTIPLE CRYSTALLOGRAPHIC PLANES AND METHODS FOR FABRICATION THEREOF
|
|