skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:049490/0001   Pages: 892
Recorded: 11/29/2018
Conveyance: SECURITY AGREEMENT
1
Patent #:
Issue Dt:
06/09/2009
Application #:
11556844
Filing Dt:
11/06/2006
Publication #:
Pub Dt:
05/29/2008
Title:
SEMICONDUCTOR STRUCTURE WITH MULTIPLE FINS HAVING DIFFERENT CHANNEL REGION HEIGHTS AND METHOD OF FORMING THE SEMICONDUCTOR STRUCTURE
2
Patent #:
Issue Dt:
07/22/2008
Application #:
11556882
Filing Dt:
11/06/2006
Publication #:
Pub Dt:
06/05/2008
Title:
CML DELAY CELL WITH LINEAR RAIL-TO-RAIL TUNING RANGE AND CONSTANT OUTPUT SWING
3
Patent #:
Issue Dt:
03/23/2010
Application #:
11557509
Filing Dt:
11/08/2006
Publication #:
Pub Dt:
04/19/2007
Title:
TRANSISTOR HAVING HIGH MOBILITY CHANNEL AND METHODS
4
Patent #:
Issue Dt:
10/12/2010
Application #:
11557745
Filing Dt:
11/08/2006
Publication #:
Pub Dt:
05/03/2007
Title:
DIGITAL MEASURING SYSTEM AND METHOD FOR INTEGRATED CIRCUIT CHIP OPERATING PARAMETERS
5
Patent #:
Issue Dt:
02/01/2011
Application #:
11558289
Filing Dt:
11/09/2006
Publication #:
Pub Dt:
05/15/2008
Title:
OPTICAL MODULATOR USING A SERPENTINE DIELECTRIC LAYER BETWEEN SILICON LAYERS
6
Patent #:
Issue Dt:
04/27/2010
Application #:
11558480
Filing Dt:
11/10/2006
Publication #:
Pub Dt:
05/15/2008
Title:
INTEGRATION OF A SIGE- OR SIGEC-BASED HBT WITH A SIGE- OR SIGEC-STRAPPED SEMICONDUCTOR DEVICE
7
Patent #:
Issue Dt:
01/10/2012
Application #:
11558842
Filing Dt:
11/10/2006
Publication #:
Pub Dt:
05/15/2008
Title:
AIR/FLUID COOLING SYSTEM
8
Patent #:
Issue Dt:
07/21/2009
Application #:
11558974
Filing Dt:
11/13/2006
Publication #:
Pub Dt:
05/15/2008
Title:
METHOD FOR ETCHING SINGLE-CRYSTAL SEMICONDUCTOR SELECTIVE TO AMORPHOUS/POLYCRYSTALLINE SEMICONDUCTOR AND STRUCTURE FORMED BY SAME
9
Patent #:
Issue Dt:
01/18/2011
Application #:
11559049
Filing Dt:
11/13/2006
Publication #:
Pub Dt:
05/15/2008
Title:
FILTERING AND REMAPPING INTERRUPTS
10
Patent #:
Issue Dt:
08/11/2009
Application #:
11559130
Filing Dt:
11/13/2006
Publication #:
Pub Dt:
05/15/2008
Title:
STRUCTURE AND METHOD FOR ENHANCING RESISTANCE TO FRACTURE OF BONDING PADS
11
Patent #:
Issue Dt:
12/30/2008
Application #:
11559460
Filing Dt:
11/14/2006
Publication #:
Pub Dt:
05/15/2008
Title:
PROCESS FOR FABRICATION OF FINFETS
12
Patent #:
Issue Dt:
05/26/2009
Application #:
11560019
Filing Dt:
11/15/2006
Publication #:
Pub Dt:
05/15/2008
Title:
IMAGE SENSOR INCLUDING SPATIALLY DIFFERENT ACTIVE AND DARK PIXEL INTERCONNECT PATTERNS
13
Patent #:
Issue Dt:
08/04/2009
Application #:
11560044
Filing Dt:
11/15/2006
Publication #:
Pub Dt:
05/15/2008
Title:
INTERCONNECT STRUCTURE HAVING ENHANCED ELECTROMIGRATION RELIABILTY AND A METHOD OF FABRICATING SAME
14
Patent #:
Issue Dt:
10/26/2010
Application #:
11560126
Filing Dt:
11/15/2006
Publication #:
Pub Dt:
05/15/2008
Title:
TUNABLE CAPACITOR
15
Patent #:
Issue Dt:
07/15/2008
Application #:
11560428
Filing Dt:
11/16/2006
Publication #:
Pub Dt:
05/22/2008
Title:
DELAY MECHANISM FOR UNBALANCED READ/WRITE PATHS IN DOMINO SRAM ARRAYS
16
Patent #:
Issue Dt:
08/24/2010
Application #:
11560882
Filing Dt:
11/17/2006
Publication #:
Pub Dt:
05/22/2008
Title:
CMOS IMAGER ARRAY WITH RECESSED DIELECTRIC
17
Patent #:
Issue Dt:
01/13/2009
Application #:
11560925
Filing Dt:
11/17/2006
Publication #:
Pub Dt:
05/31/2007
Title:
METHOD AND STRUCTURE FOR ENHANCING BOTH NMOSFET AND PMOSFET PERFORMANCE WITH A STRESSED FILM
18
Patent #:
Issue Dt:
02/05/2008
Application #:
11561047
Filing Dt:
11/17/2006
Publication #:
Pub Dt:
05/31/2007
Title:
METHOD AND STRUCTURE FOR ENHANCING BOTH NMOSFET AND PMOSFET PERFORMANCE WTH A STRESSED FILM
19
Patent #:
Issue Dt:
11/09/2010
Application #:
11561488
Filing Dt:
11/20/2006
Publication #:
Pub Dt:
05/22/2008
Title:
METHOD OF FABRICATING A STRESSED MOSFET BY BENDING SOI REGION
20
Patent #:
Issue Dt:
01/04/2011
Application #:
11561496
Filing Dt:
11/20/2006
Publication #:
Pub Dt:
05/22/2008
Title:
METHOD OF ENHANCING HOLE MOBILITY
21
Patent #:
Issue Dt:
08/11/2009
Application #:
11561982
Filing Dt:
11/21/2006
Publication #:
Pub Dt:
05/22/2008
Title:
METHOD TO FORM SELECTIVE STRAINED SI USING LATERAL EPITAXY
22
Patent #:
Issue Dt:
02/23/2010
Application #:
11562550
Filing Dt:
11/22/2006
Publication #:
Pub Dt:
05/22/2008
Title:
INTERCONNECT STRUCTURES WITH IMPROVED ELECTROMIGRATION RESISTANCE AND METHODS FOR FORMING SUCH INTERCONNECT STRUCTURES
23
Patent #:
Issue Dt:
08/02/2011
Application #:
11562830
Filing Dt:
11/22/2006
Publication #:
Pub Dt:
05/22/2008
Title:
METHOD FOR DETECTING RACE CONDITIONS INVOLVING HEAP MEMORY ACCESS
24
Patent #:
Issue Dt:
12/16/2008
Application #:
11564875
Filing Dt:
11/30/2006
Publication #:
Pub Dt:
06/05/2008
Title:
CHIP SEAL RING FOR ENHANCING THE OPERATION OF AN ON-CHIP LOOP ANTENNA
25
Patent #:
Issue Dt:
02/02/2010
Application #:
11564961
Filing Dt:
11/30/2006
Publication #:
Pub Dt:
06/05/2008
Title:
TRIPLE GATE AND DOUBLE GATE FINFETS WITH DIFFERENT VERTICAL DIMENSION FINS
26
Patent #:
Issue Dt:
04/13/2010
Application #:
11565793
Filing Dt:
12/01/2006
Publication #:
Pub Dt:
06/05/2008
Title:
LOW DEFECT SI:C LAYER WITH RETROGRADE CARBON PROFILE
27
Patent #:
Issue Dt:
02/09/2010
Application #:
11566840
Filing Dt:
12/05/2006
Publication #:
Pub Dt:
11/01/2007
Title:
TRANSISTOR HAVING AN EMBEDDED TENSILE STRAIN LAYER WITH REDUCED OFFSET TO THE GATE ELECTRODE AND A METHOD FOR FORMING THE SAME
28
Patent #:
Issue Dt:
10/04/2011
Application #:
11566845
Filing Dt:
12/05/2006
Publication #:
Pub Dt:
06/05/2008
Title:
AUTOMATIC VENTING OF REFILLABLE BULK LIQUID CANISTERS
29
Patent #:
Issue Dt:
12/04/2007
Application #:
11582246
Filing Dt:
08/23/2006
Publication #:
Pub Dt:
03/22/2007
Title:
METHOD, APPARATUS AND PROGRAM STORAGE DEVICE FOR PROVIDING DATA PATH OPTIMIZATION
30
Patent #:
Issue Dt:
04/06/2010
Application #:
11590286
Filing Dt:
10/31/2006
Publication #:
Pub Dt:
06/19/2008
Title:
MEMORY CONTROLLER INCLUDING A DUAL-MODE MEMORY INTERCONNECT
31
Patent #:
Issue Dt:
12/28/2010
Application #:
11590290
Filing Dt:
10/31/2006
Publication #:
Pub Dt:
05/01/2008
Title:
MEMORY SYSTEM INCLUDING ASYMMETRIC HIGH-SPEED DIFFERENTIAL MEMORY INTERCONNECT
32
Patent #:
Issue Dt:
05/25/2010
Application #:
11595085
Filing Dt:
11/10/2006
Publication #:
Pub Dt:
05/15/2008
Title:
EUV PELLICLE WITH INCREASED EUV LIGHT TRANSMITTANCE
33
Patent #:
Issue Dt:
07/12/2011
Application #:
11599272
Filing Dt:
11/15/2006
Publication #:
Pub Dt:
05/15/2008
Title:
METHOD AND INFRASTRUCTURE FOR DETECTING AND/OR SERVICING A FAILING/FAILED OPERATING SYSTEM INSTANCE
34
Patent #:
Issue Dt:
07/26/2011
Application #:
11606440
Filing Dt:
11/29/2006
Publication #:
Pub Dt:
05/29/2008
Title:
METHOD AND SYSTEM FOR DETECTING EXISTENCE OF AN UNDESIRABLE PARTICLE DURING SEMICONDUCTOR FABRICATION
35
Patent #:
Issue Dt:
07/26/2011
Application #:
11608268
Filing Dt:
12/08/2006
Publication #:
Pub Dt:
06/12/2008
Title:
SYSTEM, METHOD, AND SERVICE FOR TRACING TRAITORS FROM CONTENT PROTECTION CIRCUMVENTION DEVICES
36
Patent #:
Issue Dt:
06/08/2010
Application #:
11608591
Filing Dt:
12/08/2006
Publication #:
Pub Dt:
11/01/2007
Title:
A SEMICONDUCTOR DEVICE HAVING STRESSED ETCH STOP LAYERS OF DIFFERENT INTRINSIC STRESS IN COMBINATION WITH PN JUNCTIONS OF DIFFERENT DESIGN IN DIFFERENT DEVICE REGIONS
37
Patent #:
Issue Dt:
06/28/2011
Application #:
11608863
Filing Dt:
12/11/2006
Publication #:
Pub Dt:
06/12/2008
Title:
METHOD AND APPARATUS FOR FILTER CONDITIONING
38
Patent #:
Issue Dt:
07/19/2011
Application #:
11608948
Filing Dt:
12/11/2006
Publication #:
Pub Dt:
06/12/2008
Title:
SYSTEMS AND ARRANGEMENTS FOR CLOCK AND DATA RECOVERY IN COMMUNICATIONS
39
Patent #:
Issue Dt:
03/29/2011
Application #:
11608962
Filing Dt:
12/11/2006
Publication #:
Pub Dt:
06/12/2008
Title:
SYSTEMS AND ARRANGEMENTS FOR CLOCK AND DATA RECOVERY IN COMMUNICATIONS
40
Patent #:
Issue Dt:
11/23/2010
Application #:
11609040
Filing Dt:
12/11/2006
Publication #:
Pub Dt:
09/27/2007
Title:
METHOD OF REPAIRING PROCESS INDUCED DIELECTRIC DAMAGE BY THE USE OF GCIB SURFACE TREATMENT USING GAS CLUSTERS OF ORGANIC MOLECULAR SPECIES
41
Patent #:
Issue Dt:
11/03/2009
Application #:
11609403
Filing Dt:
12/12/2006
Publication #:
Pub Dt:
06/12/2008
Title:
PROGRAMMABLE LOCAL CLOCK BUFFER CAPABLE OF VARYING INITIAL SETTINGS
42
Patent #:
Issue Dt:
05/17/2011
Application #:
11609496
Filing Dt:
12/12/2006
Publication #:
Pub Dt:
06/12/2008
Title:
GATE CONDUCTOR STRUCTURE
43
Patent #:
Issue Dt:
02/01/2011
Application #:
11610191
Filing Dt:
12/13/2006
Publication #:
Pub Dt:
06/19/2008
Title:
COMMAND PACKET PACKING TO MITIGATE CRC OVERHEAD
44
Patent #:
Issue Dt:
11/23/2010
Application #:
11610219
Filing Dt:
12/13/2006
Publication #:
Pub Dt:
06/19/2008
Title:
PARTIAL CRC INSERTION IN DATA PACKETS FOR EARLY FORWARDING
45
Patent #:
Issue Dt:
06/16/2009
Application #:
11610567
Filing Dt:
12/14/2006
Publication #:
Pub Dt:
06/19/2008
Title:
LATCH PLACEMENT FOR HIGH PERFORMANCE AND LOW POWER CIRCUITS
46
Patent #:
Issue Dt:
11/16/2010
Application #:
11612501
Filing Dt:
12/19/2006
Publication #:
Pub Dt:
06/19/2008
Title:
PROGRAMMABLE-RESISTANCE MEMORY CELL
47
Patent #:
Issue Dt:
01/26/2010
Application #:
11612631
Filing Dt:
12/19/2006
Publication #:
Pub Dt:
06/19/2008
Title:
PROGRAMMABLE VIA STRUCTURE AND METHOD OF FABRICATING SAME
48
Patent #:
Issue Dt:
07/08/2008
Application #:
11612809
Filing Dt:
12/19/2006
Publication #:
Pub Dt:
06/19/2008
Title:
HIGH PERFORMANCE SINGLE EVENT UPSET HARDENED SRAM CELL
49
Patent #:
Issue Dt:
04/22/2008
Application #:
11613516
Filing Dt:
12/20/2006
Title:
FLEXIBLE MULTIMODE LOGIC ELEMENT FOR USE IN A CONFIGURABLE MIXED-LOGIC SIGNAL DISTRIBUTION PATH
50
Patent #:
Issue Dt:
07/26/2011
Application #:
11614529
Filing Dt:
12/21/2006
Publication #:
Pub Dt:
10/04/2007
Title:
IN-BAND METHOD TO CONFIGURE EQUALIZATION LEVELS
51
Patent #:
Issue Dt:
01/19/2010
Application #:
11614799
Filing Dt:
12/21/2006
Publication #:
Pub Dt:
05/10/2007
Title:
ANTIREFLECTIVE HARDMASK AND USES THEREOF
52
Patent #:
Issue Dt:
09/22/2009
Application #:
11615080
Filing Dt:
12/22/2006
Publication #:
Pub Dt:
11/15/2007
Title:
RECIRCULATION AND REUSE OF DUMMY DISPENSED RESIST
53
Patent #:
Issue Dt:
09/21/2010
Application #:
11615982
Filing Dt:
12/24/2006
Publication #:
Pub Dt:
01/17/2008
Title:
DYNAMIC RANDOM ACCESS MEMORY WITH AN AMPLIFIED CAPACITOR
54
Patent #:
Issue Dt:
08/14/2007
Application #:
11616710
Filing Dt:
12/27/2006
Title:
METHOD AND APPARATUS FOR SCHEDULING PILOT LOTS
55
Patent #:
Issue Dt:
08/17/2010
Application #:
11616860
Filing Dt:
12/28/2006
Publication #:
Pub Dt:
07/03/2008
Title:
LITHOGRAPHIC MASK AND METHODS FOR FABRICATING A SEMICONDUCTOR DEVICE
56
Patent #:
Issue Dt:
12/02/2008
Application #:
11617610
Filing Dt:
12/28/2006
Publication #:
Pub Dt:
07/03/2008
Title:
METHOD FOR CREATING AN IN-MEMORY PHYSICAL DICTIONARY FOR DATA COMPRESSION
57
Patent #:
Issue Dt:
07/29/2008
Application #:
11618770
Filing Dt:
12/30/2006
Publication #:
Pub Dt:
05/31/2007
Title:
EPITAXIAL AND POLYCRYSTALLINE GROWTH OF SI1-X-YGEXCY AND SI1-YCY ALLOY LAYERS ON SI BY UHV-CVD
58
Patent #:
Issue Dt:
04/13/2010
Application #:
11618974
Filing Dt:
01/02/2007
Publication #:
Pub Dt:
07/03/2008
Title:
METHOD FOR CO-ALIGNMENT OF MIXED OPTICAL AND ELECTRON BEAM LITHOGRAPHIC FABRICATION LEVELS
59
Patent #:
Issue Dt:
06/10/2008
Application #:
11618993
Filing Dt:
01/02/2007
Publication #:
Pub Dt:
07/03/2008
Title:
METHOD OF DETERMINING STOPPING POWERS OF DESIGN STRUCTURES WITH RESPECT TO A TRAVELING PARTICLE
60
Patent #:
Issue Dt:
04/01/2008
Application #:
11619019
Filing Dt:
01/02/2007
Title:
PHASE SHIFTING AND COMBINING ARCHITECTURE FOR PHASED ARRAYS
61
Patent #:
Issue Dt:
09/22/2009
Application #:
11619235
Filing Dt:
01/03/2007
Publication #:
Pub Dt:
12/06/2007
Title:
METALLIZATION LAYER OF A SEMICONDUCTOR DEVICE HAVING DIFFERENTLY THICK METAL LINES AND A METHOD OF FORMING THE SAME
62
Patent #:
Issue Dt:
07/07/2009
Application #:
11619264
Filing Dt:
01/03/2007
Publication #:
Pub Dt:
07/03/2008
Title:
REVERSIBLE ELECTRIC FUSE AND ANTIFUSE STRUCTURES FOR SEMICONDUCTOR DEVICES
63
Patent #:
Issue Dt:
04/21/2009
Application #:
11619357
Filing Dt:
01/03/2007
Publication #:
Pub Dt:
07/03/2008
Title:
DUAL STRESS STI
64
Patent #:
Issue Dt:
10/05/2010
Application #:
11619511
Filing Dt:
01/03/2007
Publication #:
Pub Dt:
05/17/2007
Title:
STRAINED-SILICON CMOS DEVICE AND METHOD
65
Patent #:
Issue Dt:
09/28/2010
Application #:
11619623
Filing Dt:
01/04/2007
Publication #:
Pub Dt:
07/10/2008
Title:
METHOD OF FORMING VERTICAL CONTACTS IN INTEGRATED CIRCUITS
66
Patent #:
Issue Dt:
11/10/2009
Application #:
11619637
Filing Dt:
01/04/2007
Publication #:
Pub Dt:
07/10/2008
Title:
SPATIALLY LOCATING RFID TAGS USING MULTIPLE READERS AND CORRECTION FACTORS
67
Patent #:
Issue Dt:
03/30/2010
Application #:
11619691
Filing Dt:
01/04/2007
Publication #:
Pub Dt:
07/10/2008
Title:
DATA-DRIVEN FINITE STATE MACHINE ENGINE FOR FLOW CONTROL
68
Patent #:
Issue Dt:
12/30/2008
Application #:
11619748
Filing Dt:
01/04/2007
Publication #:
Pub Dt:
05/17/2007
Title:
DUAL DAMASCENE MULTI-LEVEL METALLIZATION
69
Patent #:
Issue Dt:
04/13/2010
Application #:
11619928
Filing Dt:
01/04/2007
Publication #:
Pub Dt:
07/10/2008
Title:
PATTERNED METAL THERMAL INTERFACE
70
Patent #:
Issue Dt:
04/23/2013
Application #:
11620138
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
SCALED-DOWN PHASE CHANGE MEMORY CELL IN RECESSED HEATER
71
Patent #:
Issue Dt:
03/16/2010
Application #:
11620242
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
BIPOLAR TRANSISTOR WITH SILICIDED SUB-COLLECTOR
72
Patent #:
Issue Dt:
12/02/2008
Application #:
11620282
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
HIERARCHICAL 2T-DRAM WITH SELF-TIMED SENSING
73
Patent #:
Issue Dt:
12/30/2008
Application #:
11620297
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
HIERARCHICAL SIX-TRANSISTOR SRAM
74
Patent #:
Issue Dt:
02/09/2010
Application #:
11620406
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
12/06/2007
Title:
METHOD OF INCREASING TRANSISTOR DRIVE CURRENT BY RECESSING AN ISOLATION TRENCH
75
Patent #:
Issue Dt:
01/04/2011
Application #:
11620423
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
METHODS FOR FABRICATING SILICON CARRIERS WITH CONDUCTIVE THROUGH-VIAS WITH LOW STRESS AND LOW DEFECT DENSITY
76
Patent #:
Issue Dt:
05/26/2009
Application #:
11620445
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
MEMORY STORAGE DEVICES COMPRISING DIFFERENT FERROMAGNETIC MATERIAL LAYERS, AND METHODS OF MAKING AND USING THE SAME
77
Patent #:
Issue Dt:
06/15/2010
Application #:
11620480
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
FORMATION OF NANOSTRUCTURES COMPRISING COMPOSITIONALLY MODULATED FERROMAGNETIC LAYERS BY PULSED ECD
78
Patent #:
Issue Dt:
05/10/2011
Application #:
11621016
Filing Dt:
01/08/2007
Publication #:
Pub Dt:
07/10/2008
Title:
TEST CIRCUIT FOR SERIAL LINK RECEIVER
79
Patent #:
Issue Dt:
06/09/2009
Application #:
11621175
Filing Dt:
01/09/2007
Publication #:
Pub Dt:
07/10/2008
Title:
SYSTEM ARCHITECTURES FOR AND METHODS OF SCHEDULING ON-CHIP AND ACROSS-CHIP NOISE EVENTS IN AN INTEGRATED CIRCUIT
80
Patent #:
Issue Dt:
05/26/2009
Application #:
11621228
Filing Dt:
01/09/2007
Publication #:
Pub Dt:
07/10/2008
Title:
CURVED FINFETS
81
Patent #:
Issue Dt:
10/07/2008
Application #:
11621248
Filing Dt:
01/09/2007
Publication #:
Pub Dt:
07/10/2008
Title:
TIME BASED DRIVER OUTPUT TRANSITION (SLEW) RATE COMPENSATION
82
Patent #:
Issue Dt:
08/23/2011
Application #:
11621361
Filing Dt:
01/09/2007
Publication #:
Pub Dt:
07/10/2008
Title:
TESTING AN OPERATION OF INTEGRATED CIRCUITRY
83
Patent #:
Issue Dt:
10/26/2010
Application #:
11621383
Filing Dt:
01/09/2007
Publication #:
Pub Dt:
07/10/2008
Title:
PSEUDO-STRING BASED PATTERN RECOGNITION IN L3GO DESIGNS
84
Patent #:
Issue Dt:
10/26/2010
Application #:
11621389
Filing Dt:
01/09/2007
Publication #:
Pub Dt:
07/10/2008
Title:
METAL CATALYZED SELECTIVE DEPOSITION OF MATERIALS INCLUDING GERMANIUM AND ANTIMONY
85
Patent #:
Issue Dt:
04/12/2011
Application #:
11621699
Filing Dt:
01/10/2007
Publication #:
Pub Dt:
07/10/2008
Title:
ELECTRICALLY CONDUCTIVE PATH FORMING BELOW BARRIER OXIDE LAYER AND INTEGRATED CIRCUIT
86
Patent #:
Issue Dt:
05/31/2011
Application #:
11621864
Filing Dt:
01/10/2007
Publication #:
Pub Dt:
07/10/2008
Title:
HETEROJUNCTION BIPOLAR TRANSISTOR (HBT) WITH SELF-ALIGNED SUB-LITHOGRAPHIC METAL-SEMICONDUCTOR ALLOY BASE CONTACTS
87
Patent #:
Issue Dt:
02/15/2011
Application #:
11621871
Filing Dt:
01/10/2007
Publication #:
Pub Dt:
07/10/2008
Title:
SELF-ALIGNED METAL-SEMICONDUCTOR ALLOY AND METALLIZATION FOR SUB-LITHOGRAPHIC SOURCE AND DRAIN CONTACTS
88
Patent #:
Issue Dt:
12/22/2009
Application #:
11622057
Filing Dt:
01/11/2007
Publication #:
Pub Dt:
07/17/2008
Title:
STRUCTURE AND METHOD TO FORM IMPROVED ISOLATION IN A SEMICONDUCTOR DEVICE
89
Patent #:
Issue Dt:
05/27/2014
Application #:
11622166
Filing Dt:
01/11/2007
Publication #:
Pub Dt:
07/17/2008
Title:
METHOD AND APPARATUS FOR ON-CHIP PHASE ERROR MEASUREMENT TO DETERMINE JITTER IN PHASE-LOCKED LOOPS
90
Patent #:
Issue Dt:
07/15/2008
Application #:
11622172
Filing Dt:
01/11/2007
Publication #:
Pub Dt:
08/07/2008
Title:
MEMORY CELL WITH INDEPENDENT-GATE CONTROLLED ACCESS DEVICES AND MEMORY USING THE CELL
91
Patent #:
Issue Dt:
05/24/2011
Application #:
11622358
Filing Dt:
01/11/2007
Publication #:
Pub Dt:
07/17/2008
Title:
CORE-SHELL NANOWIRE TRANSISTOR
92
Patent #:
Issue Dt:
03/06/2012
Application #:
11622445
Filing Dt:
01/11/2007
Publication #:
Pub Dt:
07/17/2008
Title:
ASYNCHRONOUS DATA INTERFACE
93
Patent #:
Issue Dt:
02/10/2009
Application #:
11622519
Filing Dt:
01/12/2007
Publication #:
Pub Dt:
07/17/2008
Title:
METHOD FOR IMPLEMENTING EFUSE SENSE AMPLIFIER TESTING WITHOUT BLOWING THE EFUSE
94
Patent #:
Issue Dt:
05/05/2009
Application #:
11622543
Filing Dt:
01/12/2007
Publication #:
Pub Dt:
07/17/2008
Title:
LOW-COST STRAINED SOI SUBSTRATE FOR HIGH-PERFORMANCE CMOS TECHNOLOGY
95
Patent #:
Issue Dt:
04/06/2010
Application #:
11622586
Filing Dt:
01/12/2007
Publication #:
Pub Dt:
07/17/2008
Title:
METHODS FOR FORMING DUAL FULLY SILICIDED GATES OVER FINS OF FINFET DEVICES
96
Patent #:
Issue Dt:
08/23/2011
Application #:
11622616
Filing Dt:
01/12/2007
Publication #:
Pub Dt:
07/17/2008
Title:
EFUSE CONTAINING SIGE STACK
97
Patent #:
Issue Dt:
06/14/2011
Application #:
11622812
Filing Dt:
01/12/2007
Publication #:
Pub Dt:
07/17/2008
Title:
DRAIN-PUMPED SUB-HARMONIC MIXER FOR MILLIMETER WAVE APPLICATIONS
98
Patent #:
Issue Dt:
08/11/2009
Application #:
11623112
Filing Dt:
01/15/2007
Publication #:
Pub Dt:
07/17/2008
Title:
CURRENT CONTROL MECHANISM FOR DYNAMIC LOGIC KEEPER CIRCUITS IN AN INTEGRATED CIRCUIT AND METHOD OF REGULATING SAME
99
Patent #:
Issue Dt:
07/15/2008
Application #:
11623164
Filing Dt:
01/15/2007
Publication #:
Pub Dt:
07/17/2008
Title:
SEMICONDUCTOR STRUCTURE WITH FIELD SHIELD AND METHOD OF FORMING THE STRUCTURE.
100
Patent #:
Issue Dt:
12/09/2008
Application #:
11623185
Filing Dt:
01/15/2007
Publication #:
Pub Dt:
07/17/2008
Title:
LEVEL-SHIFTING DIFFERENTIAL AMPLIFIER
Assignor
1
Exec Dt:
11/27/2018
Assignee
1
1100 NORTH MARKET STREET
WILMINGTON, DELAWARE 19801
Correspondence name and address
CT CORPORATION
4400 EASTON COMMONS WAY
SUITE 125
COLUMBUS, OH 43219

Search Results as of: 05/08/2024 02:18 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT