|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
11949190
|
Filing Dt:
|
12/03/2007
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
METHOD FOR REDUCING SIDE LOBE PRINTING USING A BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11949426
|
Filing Dt:
|
12/03/2007
|
Title:
|
PROGRAMMING CURRENT STABILIZED ELECTRICAL FUSE PROGRAMMING CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11949569
|
Filing Dt:
|
12/03/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
A FOUR-TERMINAL ANTIFUSE STRUCTURE HAVING INTEGRATED HEATING ELEMENTS FOR A PROGRAMMABLE CIRCUIT.
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
11949904
|
Filing Dt:
|
12/04/2007
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
METHOD AND SYSTEM FOR IMPLEMENTING DYNAMIC REFRESH PROTOCOLS FOR DRAM BASED CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
11949993
|
Filing Dt:
|
12/04/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
UNIFIED TEST STRUCTURE FOR STRESS MIGRATION TESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
11950001
|
Filing Dt:
|
12/04/2007
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
LATERAL DIFFUSION FIELD EFFECT TRANSISTOR WITH A TRENCH FIELD PLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
11950453
|
Filing Dt:
|
12/05/2007
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
METHOD OF FORMING A MATERIAL HAVING A PREDEFINED MORPHOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
11950747
|
Filing Dt:
|
12/05/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
METHOD OF LAYING OUT A DATA CENTER USING A PLURALITY OF THERMAL SIMULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11950758
|
Filing Dt:
|
12/05/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
APPARATUS AND METHOD FOR SIMULATING HEATED AIRFLOW EXHAUST OF AN ELECTRONICS SUBSYSTEM, ELECTRONICS RACK OR ROW OF ELECTRONICS RACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11950939
|
Filing Dt:
|
12/05/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
ENHANCED SURFACE-EMITTING PHOTONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11951092
|
Filing Dt:
|
12/05/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
METHOD FOR PREVENTING THE FORMATION OF ELECTRICAL SHORTS VIA CONTACT ILD VOIDS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11951705
|
Filing Dt:
|
12/06/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
CERAMIC PACKAGE IN WHICH FAR END NOISE IS REDUCED USING CAPACITIVE CANCELLATION BY OFFSET WIRING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
11951858
|
Filing Dt:
|
12/06/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
PHOTOVOLTAIC DEVICE WITH SOLUTION-PROCESSED CHALCOGENIDE ABSORBER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2008
|
Application #:
|
11952544
|
Filing Dt:
|
12/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
WIRING OPTIMIZATIONS FOR POWER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11953927
|
Filing Dt:
|
12/11/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
TERMINAL PAD STRUCTURES AND METHODS OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11954646
|
Filing Dt:
|
12/12/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONTROLLING ACCESS TO ADDRESSABLE INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
11954812
|
Filing Dt:
|
12/12/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
INTERCONNECT STRUCTURE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
11954866
|
Filing Dt:
|
12/12/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
IC INTERCONNECT FOR HIGH CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11954943
|
Filing Dt:
|
12/12/2007
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
ELECTRONIC PACKAGE METHOD AND STRUCTURE WITH CURE-MELT HIERARCHY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11955451
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
PHOTORESIST COMPOSITIONS AND METHOD FOR MULTIPLE EXPOSURES WITH MULTIPLE LAYER RESIST SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
11955515
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
STRUCTURE AND METHOD FOR MANUFACTURING DEVICE WITH PLANAR HALO PROFILE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
11955580
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
DESIGN STRUCTURE FOR A REDUNDANT MICRO-LOOP STRUCTURE FOR USE IN AN INTEGRATED CIRCUIT PHYSICAL DESIGN PROCESS AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11955591
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
METAL OXIDE FIELD EFFECT TRANSISTOR WITH A SHARP HALO
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
11955598
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
THERMAL PASTE CONTAINMENT FOR SEMICONDUCTOR MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11955689
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
METHOD AND SYSTEM FOR AUTOMATICALLY ACCESSING INTERNAL SIGNALS OR PORTS IN A DESIGN HIERARCHY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11955913
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
VERTICAL SOI TRENCH SONOS CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
11955940
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
HIGH-DENSITY, TRENCH-BASED NON-VOLATILE RANDOM ACCESS SONOS MEMORY CELLS FOR SOC APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11955976
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
A TECHNIQUE TO IMPLEMENT CLOCK-GATING USING A COMMON ENABLE FOR A PLURALITY OF STORAGE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11956043
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
DUAL OXIDE STRESS LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
11957576
|
Filing Dt:
|
12/17/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
ONE-DIMENSIONAL HIERARCHICAL NESTED CHANNEL DESIGN FOR CONTINUOUS FEED MANUFACTURING PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
11957797
|
Filing Dt:
|
12/17/2007
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
PROGRAMMABLE-RESISTANCE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11957848
|
Filing Dt:
|
12/17/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
USES OF KNOWN GOOD CODE FOR IMPLEMENTING PROCESSOR ARCHITECTURAL MODIFICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
11958254
|
Filing Dt:
|
12/17/2007
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT SYSTEM WITH MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
11958448
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR OPTIMIZING MODELS FOR EXTRACTING DOSE AND FOCUS FROM CRITICAL DIMENSION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11958680
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR INDICATING STATUS OF AN ON-CHIP POWER SUPPLY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
11958764
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
MECHANISM FOR PROFILING PROGRAM SOFTWARE RUNNING ON A PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11959525
|
Filing Dt:
|
12/19/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
DESIGN STRUCTURE FOR A SYSTEM FOR CONTROLLING ACCESS TO ADDRESSABLE INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
11960051
|
Filing Dt:
|
12/19/2007
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
SILICON-ON-INSULATOR BASED RADIATION DETECTION DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11960853
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
DESIGN STRUCTURES INCLUDING INTEGRATED CIRCUITS FOR REDUCING ELECTROMIGRATION EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
11960881
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
CMOS DEVICES WITH DIFFERENT METALS IN GATE ELECTRODES USING SPIN ON LOW-K MATERIAL AS HARD MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11961308
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
STRUCTURE AND METHOD OF FABRICATING FINFET WITH BURIED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
11961545
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
LOW JITTER COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11961593
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
PROGRAMMABLE-RESISTANCE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11962718
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR RECOVERY OF MEMORY TRANSACTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
11962732
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
POWER SUPPLY WITH INTEGRATED UNINTERRUPTIBLE POWER CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
11963267
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
SYSTEM FOR BUILDING BINARY DECISION DIAGRAMS EFFICIENTLY IN A STRUCTURAL NETWORK REPRESENTATION OF A DIGITAL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11963325
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
BUILDING BINARY DECISION DIAGRAMS EFFICIENTLY IN A STRUCTURAL NETWORK REPRESENTATION OF A DIGITAL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
11964494
|
Filing Dt:
|
12/26/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
TECHNIQUE FOR ENHANCING TRANSISTOR PERFORMANCE BY TRANSISTOR SPECIFIC CONTACT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11964935
|
Filing Dt:
|
12/27/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
METHODS FOR CALIBRATING A PROCESS FOR GROWING AN EPITAXIAL SILICON FILM AND METHODS FOR GROWING AN EPITAXIAL SILICON FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
11965015
|
Filing Dt:
|
12/27/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
METHOD FOR PROVIDING DEFERRED MAINTENANCE ON STORAGE SUBSYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
11966043
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
TECHNIQUES FOR SELECTING SPARES TO IMPLEMENT A DESIGN CHANGE IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11966438
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
CLOCK DATA RECOVERING SYSTEM WITH EXTERNAL EARLY/LATE INPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
11966493
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR ON-THE-FLY MINIMUM POWER STATE TRANSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11967459
|
Filing Dt:
|
12/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
NEGATIVE COEFFICIENT THERMAL EXPANSION ENGINEERED PARTICLES FOR COMPOSITE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11967924
|
Filing Dt:
|
12/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
PROCESSING PIPELINE HAVING PARALLEL DISPATCH AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11968479
|
Filing Dt:
|
01/02/2008
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
CMOS DEVICES WITH HYBRID CHANNEL ORIENTATIONS AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
11968686
|
Filing Dt:
|
01/03/2008
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
INCREASING AN ELECTRICAL RESISTANCE OF A RESISTOR BY OXIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11968831
|
Filing Dt:
|
01/03/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
CARBON DIOXIDE GETTERING FOR A CHIP MODULE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11968872
|
Filing Dt:
|
01/03/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
SYSTEM FOR MEASURING AN EYEWIDTH OF A DATA SIGNAL IN AN ASYNCHRONOUS SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11969256
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
CACHE INTERVENTION ON A SEPARATE DATA BUS WHEN ON-CHIP BUS HAS SEPARATE READ AND WRITE DATA BUSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11969339
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
FINFET TRANSISTOR AND CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11969449
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
MEMORY INITIALIZATION TIME REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
11969495
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD FOR QUANTIFYING THE MANUFACTORING COMPLEXITY OF ELECTRICAL DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11969496
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
METHODS FOR FORMING IMPROVED SELF-ASSEMBLED PATTERNS OF BLOCK COPOLYMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
11969601
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
STORAGE REDUNDANT ARRAY OF INDEPENDENT DRIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
11969981
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
SRAM DEVICE, AND SRAM DEVICE DESIGN STRUCTURE, WITH ADAPTABLE ACCESS TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
11969986
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
DRAM HAVING DEEP TRENCH CAPACITORS WITH LIGHTLY DOPED BURIED PLATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11969989
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
PROVIDING ISOLATION FOR WORDLINE PASSING OVER DEEP TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11969991
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
METHOD OF SWITCHING EXTERNAL MODELS IN AN AUTOMATED SYSTEM-ON-CHIP INTEGRATED CIRCUIT DESIGN VERIFICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11970100
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD FOR FABRICATION OF SINGLE CRYSTAL DIODES FOR RESISTIVE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11970130
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
VIA OFFSETTING TO REDUCE STRESS UNDER THE FIRST LEVEL INTERCONNECT (FLI) IN MICROELECTRONICS PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11970207
|
Filing Dt:
|
01/07/2008
|
Title:
|
PHASE CHANGE MEMORY CELL WITH ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11970353
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
SILICON HEAT SPREADER MOUNTED IN-PLANE WITH A HEAT SOURCE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11970555
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
METHOD OF INTEGRATION OF A MIM CAPACITOR WITH A LOWER PLATE OF METAL GATE MATERIAL FORMED ON AN STI REGION OR A SILICIDE REGION FORMED IN OR ON THE SURFACE OF A DOPED WELL WITH A HIGH K DIELECTRIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11970579
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD AND STRUCTURE TO PROTECT FETS FROM PLASMA DAMAGE DURING FEOL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11970665
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
STRUCTURE FOR SYMMETRICAL CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11970731
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
IONIC, ORGANIC PHOTOACID GENERATORS FOR DUV, MUV AND OPTICAL LITHOGRAPHY BASED ON PERACEPTOR-SUBSTITUTED AROMATIC ANIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
11970750
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
ANTIFUSE STRUCTURE HAVING AN INTEGRATED HEATING ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11970761
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
MULTIPLE EXPOSURE PHOTOLITHOGRAPHY METHODS AND PHOTORESIST COMPOSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
11970782
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
CIRCUIT HAVING GATE OXIDE PROTECTION FOR LOW VOLTAGE FUSE READS AND HIGH VOLTAGE FUSE PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11970827
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
PHOTOACID GENERATORS FOR EXTREME ULTRAVIOLET LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11971056
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD OF RECOVERING FROM SOFTWARE FAILURES USING REPLANNING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
11971761
|
Filing Dt:
|
01/09/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
POLYSILICON EMITTER BJT ACCESS DEVICE FOR PCRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11971937
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
SEMICONDUCTOR ON-CHIP REPAIR SCHEME FOR NEGATIVE BIAS TEMPERATURE INSTABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11972118
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
REDUCING INTRODUCTION OF FOREIGN MATERIAL TO WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
11972175
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
ADVANCED LOW K CAP FILM FORMATION PROCESS FOR NANO ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11972233
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
SET/RESET LATCH WITH MINIMUM SINGLE EVENT UPSET
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
11972678
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
TWO-LEVEL REPRESENTATIVE WORKLOAD PHASE DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11972895
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD FOR PREVENTING BACKSIDE DEFECTS IN DIELECTRIC LAYERS FORMED ON SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11972964
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
DEVICE HAVING ENHANCED STRESS STATE AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
11985956
|
Filing Dt:
|
11/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
STRUCTURE FOR ROBUST CABLE CONNECTIVITY TEST RECEIVER FOR HIGH-SPEED DATA RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
11985963
|
Filing Dt:
|
11/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
DESIGN STRUCTURE FOR TRANSMITTER BANDWIDTH OPTIMIZATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
11999627
|
Filing Dt:
|
12/06/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
STRUCTURE FOR APPARATUS FOR REDUCED LOADING OF SIGNAL TRANSMISSION ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12002807
|
Filing Dt:
|
12/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
METHOD OF PROVIDING PROTECTION AGAINST CHARGING DAMAGE IN HYBRID ORIENTATION TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12013191
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
ENHANCED VERIFICATION BY CLOSELY COUPLING A STRUCTURAL OVERAPPROXIMATION ALGORITHM AND A STRUCTURAL SATISFLABILITY SOLVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12013220
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR REVERSING THE EFFECTS OF SEQUENTIAL REPARAMETERIZATION ON TRACES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12013235
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
REVERSING THE EFFECTS OF SEQUENTIAL REPARAMETERIZATION ON TRACES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12013444
|
Filing Dt:
|
01/12/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD OF USE OF EPOXY-CONTAINING CYCLOALIPHATIC ACRYLIC POLYMERS AS ORIENTATION CONTROL LAYERS FOR BLOCK COPOLYMER THIN FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
12013511
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
IMMERSION LITHOGRAPHIC PROCESS USING A VARIABLE SCAN SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12013642
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD OF ESTABLISHING A LOT GRADE SYSTEM FOR PRODUCT LOTS IN A SEMICONDUCTOR MANUFACTURING PROCESS
|
|