|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09343079
|
Filing Dt:
|
06/29/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A THERMOSET-CONTAINING DIELECTRIC MATERIAL AND METHODS FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09344800
|
Filing Dt:
|
06/25/1999
|
|
Title:
|
SEMICONDUCTOR FEATURE HAVING SUPPORT ISLANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09345163
|
Filing Dt:
|
06/29/1999
|
|
Title:
|
METHOD AND SYSTEM FOR COUNTING EVENTS WITHIN A SIMULATION MODEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09345174
|
Filing Dt:
|
06/30/1999
|
|
Title:
|
AUTOMATIC DEFECT RESIZING TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09345175
|
Filing Dt:
|
06/30/1999
|
|
Title:
|
AUTOMATIC METHOD TO ELIMINATE FIRST-WAFER EFFECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09345428
|
Filing Dt:
|
07/01/1999
|
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
|
Title:
|
ELECTRONIC PACKAGE HAVING A SUBSTRATE WITH ELECTRICALLY CONDUCTIVE TROUGH HOLES FILLED WITH POLYMER AND CONDUCTIVE COMPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09345474
|
Filing Dt:
|
06/30/1999
|
|
Title:
|
PROTECTION OF A PLATED THROUGH HOLE FROM CHEMICAL ATTACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09345573
|
Filing Dt:
|
06/30/1999
|
|
Title:
|
FINE PITCH CIRCUITIZATION WITH FILLED PLATED THROUGH HOLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09346457
|
Filing Dt:
|
07/01/1999
|
|
Title:
|
METHOD AND STRUCTURE FOR SOI WAFERS TO AVOID ELECTROSTATIC DISCHARGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09349345
|
Filing Dt:
|
07/08/1999
|
|
Title:
|
ELECTROLUMINESCENT DEVICE WITH DYE-CONTAINING ORGANIC-INORGANIC HYBRID MATERIALS AS AS EMITTING LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09349563
|
Filing Dt:
|
07/08/1999
|
|
Title:
|
SUBORDINATE BRIDGE STRUCTURE FOR A POINT-TO-POINT COMPUTER INTERCONNECTION BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09349962
|
Filing Dt:
|
07/09/1999
|
|
Title:
|
NATIVE OXIDE REMOVAL WITH FLUORINATED CHEMISTRY BEFORE COBALT SILICIDE FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09350776
|
Filing Dt:
|
07/09/1999
|
|
Title:
|
CAPACITOR COUPLED CHUCK FOR CARBON DIOXIDE SNOW CLEANING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09351756
|
Filing Dt:
|
07/12/1999
|
|
Title:
|
METHOD OF COMPENSATING FOR MATERIAL LOSS IN A METAL SILICONE LAYER IN CONTACTS OF INTEGRATED CIRCUIT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09351982
|
Filing Dt:
|
07/12/1999
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING BYPRODUCT INDUCED DEFECT DENSITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09353992
|
Filing Dt:
|
07/15/1999
|
|
Title:
|
CIRCUITRY WITH INTEGRATED PASSIVE COMPONENTS AND METHOD FOR PRODUCING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09356295
|
Filing Dt:
|
07/16/1999
|
|
Title:
|
PATTERNED SOI REGIONS IN SEMICONDUCTOR CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09356944
|
Filing Dt:
|
07/19/1999
|
|
Title:
|
MULTILAYER CERAMIC SUBSTRATE WITH ANCHORED PAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09357332
|
Filing Dt:
|
07/20/1999
|
|
Title:
|
NON-UNIFORM GATE DOPING FOR REDUCED OVERLAP CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09357422
|
Filing Dt:
|
07/20/1999
|
|
Title:
|
METHOD AND SYSTEM FOR IMPROVING TRANSMISSION OF LIGHT THROUGH PHOTOMASKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09357918
|
Filing Dt:
|
07/21/1999
|
|
Title:
|
MOSFET WITH METAL IN GATE FOR REDUCED GATE RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09357969
|
Filing Dt:
|
07/21/1999
|
|
Title:
|
SPACER-ASSISTED ULTRANARROW SHALLOW TRENCH ISOLATION FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09359288
|
Filing Dt:
|
07/22/1999
|
|
Title:
|
FLOATING BITLINE TIMER ALLOWING A SHARED EQUALIZER DRAM SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09359291
|
Filing Dt:
|
07/22/1999
|
|
Title:
|
TRANSISTORS HAVING INDEPENDENTLY ADJUSTABLE PARAMETERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09359502
|
Filing Dt:
|
07/23/1999
|
|
Title:
|
METHOD OF FORMING RECTANGULAR SHAPED SPACERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09359988
|
Filing Dt:
|
07/22/1999
|
|
Title:
|
STATISTICAL PROCESS CONTROL SYSTEM WITH NORMALIZED CONTROL CHARTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09360384
|
Filing Dt:
|
07/23/1999
|
|
Title:
|
HIGH LEVEL AUTOMATIC CORE CONFIGURATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09361573
|
Filing Dt:
|
07/27/1999
|
|
Title:
|
REDUCED ELETROMIGRATION AND STRESSED INDUCED MIGRATION OF CU WIRES BY SURFACE COATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09362720
|
Filing Dt:
|
07/29/1999
|
|
Title:
|
TARGET DESIGN MODEL BEHAVIOR EXPLORER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09364843
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
E-BEAM SHAPE APERTURE INCORPORATING LITHOGRAPHICALLY DEFINED HEATER ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09364976
|
Filing Dt:
|
07/31/1999
|
|
Title:
|
METHOD FOR SHAPING PHOTORESIST MASK TO IMPROVE HIGH ASPECT RATIO ION IMPLANTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09365160
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
FULLY PIPELINED PARALLEL MULTIPLIER WITH A FAST CLOCK CYCLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09365407
|
Filing Dt:
|
08/02/1999
|
|
Title:
|
SIMPLIFIED METHOD OF PATTERNING POLYSILICON GATE IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09366145
|
Filing Dt:
|
08/03/1999
|
|
Title:
|
WIRE INTERCONNECT STRUCTURE FOR ELECTRICALLY AND MECHANICALLY CONNECTING AN INTEGRATED CIRCUIT CHIP TO A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09366216
|
Filing Dt:
|
08/02/1999
|
|
Title:
|
SIMPLIFIED METHOD OF PATTERNING POLYSILICON GATE IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09366486
|
Filing Dt:
|
08/03/1999
|
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING POLYSILICON FEATURE CRITICAL DIMENSION DURING PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09369099
|
Filing Dt:
|
08/05/1999
|
|
Title:
|
FABRICATION OF FIELD EFFECT TRANSISTORS HAVING DUAL GATES WITH GATE DIELECTRICS OF HIGH DIELECTRIC CONSTANT USING LOWERED TEMPERATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09369217
|
Filing Dt:
|
08/05/1999
|
|
Title:
|
FABRICATION OF FIELD EFFECT TRANSISTORS HAVING DUAL GATES WITH GATE DIELECTRICS OF HIGH DIELECTRIC CONSTANT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09369602
|
Filing Dt:
|
08/06/1999
|
|
Title:
|
HIGH-TEMPERATURE FLUORINATED CHEMISTRY REMOVAL OF CONTACT BARC LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09370698
|
Filing Dt:
|
08/09/1999
|
|
Title:
|
GRADED PB FOR C4 BUMP TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09370789
|
Filing Dt:
|
08/05/1999
|
|
Title:
|
OPTIMIZED ALLOCATION OF MULTI-PIPELINE EXECUTABLE AND SPECIFIC PIPELINE EXECUTABLE INSTRUCTIONS TO EXECUTION PIPELINES BASED ON CRITERIA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09371498
|
Filing Dt:
|
08/10/1999
|
|
Title:
|
METHOD AND APPARATUS FOR CHARACTERIZING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09371550
|
Filing Dt:
|
08/10/1999
|
|
Title:
|
METHOD AND APPARATUS FOR RUN-TO-RUN CONTROLLING OF OVERLAY REGISTRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09371561
|
Filing Dt:
|
08/10/1999
|
|
Title:
|
METHOD FOR IDENTIFYING AND CONTROLLING IMPACT OF AMBIENT CONDITIONS ON PHOTOLITHOGRAPHY PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09371665
|
Filing Dt:
|
08/10/1999
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING RUN-TO-RUN CONTROL IN A BATCH MANUFACTURING ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09371919
|
Filing Dt:
|
08/11/1999
|
|
Title:
|
SHALLOW TRENCH ISOLATION FORMATION WITHOUT PLANARIZATION MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09371921
|
Filing Dt:
|
08/11/1999
|
|
Title:
|
PROTECTIVE OXIDE BUFFER LAYER FOR ARC REMOVAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09371922
|
Filing Dt:
|
08/11/1999
|
|
Title:
|
THERMALLY GROWN PROTECTIVE OXIDE BUFFER LAYER FOR ARC REMOVAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09372515
|
Filing Dt:
|
08/11/1999
|
|
Title:
|
METHOD FOR DETERMINING A POLISHING RECIPE BASED UPON THE MEASURED PRE-POLISH THICKNESS OF A PROCESS LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09372705
|
Filing Dt:
|
08/11/1999
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
|
Title:
|
TRANSISTOR WITH DYNAMIC SOURCE/DRAIN EXTENSIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09373482
|
Filing Dt:
|
08/12/1999
|
|
Title:
|
INTEGRATED CIRCUIT WITH IMPROVED ADHESION BETWEEN INTERFACES OF CONDUCTIVE AND DIELECTRIC SURFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09373483
|
Filing Dt:
|
08/12/1999
|
|
Title:
|
SURFACE TREATMENT OF LOW-K SIOF TO PREVENT METAL INTERACTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09373555
|
Filing Dt:
|
08/13/1999
|
|
Title:
|
FORMING A PATTERN OF A NEGATIVE PHOTORESIST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09373571
|
Filing Dt:
|
08/13/1999
|
|
Title:
|
EXPOSURE DURING REWORK FOR ENHANCED RESIST REMOVAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09373880
|
Filing Dt:
|
08/12/1999
|
|
Title:
|
RECORDING, STORING, AND EMULATING USER INTERACTION EVENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09375004
|
Filing Dt:
|
08/16/1999
|
|
Title:
|
METHOD OF USING A SILICON OXYNITRIDE ARC FOR FINAL METAL LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09375118
|
Filing Dt:
|
08/16/1999
|
|
Title:
|
METHODS FOR IMPROVING THE EFFICIENCY OF CLOCK GATING WITHIN LOW POWER CLOCK TREES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
09375120
|
Filing Dt:
|
08/16/1999
|
|
Title:
|
METHOD AND APPARATUS FOR ADAPTIVE FRAME TRACKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09375458
|
Filing Dt:
|
08/17/1999
|
|
Title:
|
SYSTEM AND METHOD FOR HIGH SPEED EXECUTION OF FAST FOURIER TRANSFORMS UTILIZING SIMD INSTRUCTIONS ON A GENERAL PURPOSE PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09375588
|
Filing Dt:
|
08/17/1999
|
|
Title:
|
PRACTICAL WAY TO REMOVE HEAT FROM SOI DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09375763
|
Filing Dt:
|
08/18/1999
|
|
Title:
|
MODIFICATION OF THE WET CHARACTERISTICS OF DEPOSITED LAYERS AND IN-LINE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09375940
|
Filing Dt:
|
08/17/1999
|
|
Title:
|
PROCESS FOR FABRICATING SINGLE CRYSTAL RESONANT DEVICES THAT ARE COMPATIBLE WITH INTEGRATED CIRCUIT PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09375942
|
Filing Dt:
|
08/17/1999
|
|
Title:
|
ENCAPSULATED MEMS BAND-PASS FILTER FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09377125
|
Filing Dt:
|
08/19/1999
|
|
Title:
|
MULTIPLE INPUT SHIFT REGISTER (MISR) SIGNATURES USED ON ARCHITECTED REGISTERS TO DETECT INTERIM FUNCTIONAL ERRORS ON INSTRUCTION STREAM TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09377331
|
Filing Dt:
|
08/18/1999
|
|
Title:
|
SOI MOSFETS EXHIBITING REDUCED FLOATING-BODY EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09378348
|
Filing Dt:
|
08/20/1999
|
|
Title:
|
FEEDBACK CONTROL OF DEPOSITION THICKNESS BASED ON POLISH PLANARIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
09378870
|
Filing Dt:
|
08/23/1999
|
|
Title:
|
SDRAM READ PREFETCH FROM MULTIPLE MASTER DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09378985
|
Filing Dt:
|
08/23/1999
|
|
Title:
|
METHOD AND APPARATUS FOR NON-CONCURRENT ARBITRATION OF MULTIPLE BUSSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09379012
|
Filing Dt:
|
08/23/1999
|
|
Title:
|
GENERAL PURPOSE BUS WITH PROGRAMMABLE TIMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
09379047
|
Filing Dt:
|
08/23/1999
|
|
Title:
|
SUBSTRATE REMOVAL AS A FUNCTION OF EMITTED PHOTONS AT THE BACK SIDE OF A SEMICONDUCTOR CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09379456
|
Filing Dt:
|
08/23/1999
|
|
Title:
|
FLEXIBLE PC/AT-COMPATIBLE MICROCONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
09379985
|
Filing Dt:
|
08/24/1999
|
|
Title:
|
THERMALLY ENHANCED FLIP CHIP PACKAGE AND METHOD OF FORMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09382109
|
Filing Dt:
|
08/24/1999
|
|
Title:
|
SERIAL INTELLIGENT ELECTRO-CHEMICAL-MECHANICAL WAFER PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09383480
|
Filing Dt:
|
08/26/1999
|
|
Title:
|
UNICODE-BASED DRIVERS, DEVICE CONFIGURATION INTERFACE AND METHODOLGY FOR CONFIGURING SIMILAR BUT POTENTIALLY INCOMPATIBLE PERIPHERAL DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09383733
|
Filing Dt:
|
08/26/1999
|
|
Title:
|
NAVIGATION USING 3-D DETECTABLE PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09386572
|
Filing Dt:
|
08/31/1999
|
|
Title:
|
INTERGRATED CIRCUIT DEVICE DEFECT DETECTION METHOD AND APPARATUS EMPLOYING LIGHT EMISSION IMAGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09386650
|
Filing Dt:
|
08/31/1999
|
|
Title:
|
SYSTEM AND METHOD FOR INITIATING A SERIAL DATA TRANSFER BETWEEN TWO CLOCK DOMAINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09387024
|
Filing Dt:
|
08/31/1999
|
|
Title:
|
MASSIVELY PARALLEL INSTRUCTION PREDECODING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09387175
|
Filing Dt:
|
08/31/1999
|
|
Title:
|
REALTIME DECISION MAKING SYSTEM FOR REDUCTION OF TIME DELAYS IN AN AUTOMATED MATERIAL HANDLING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09388132
|
Filing Dt:
|
09/01/1999
|
|
Title:
|
COPPER CONDUCTIVE LINE WITH REDUNDANT LINER AND METHOD OF MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09388314
|
Filing Dt:
|
09/01/1999
|
|
Title:
|
POST-FUSE BLOW CORROSION PREVENTION STRUCTURE FOR COPPER FUSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09389731
|
Filing Dt:
|
09/03/1999
|
|
Title:
|
PERSONAL COMMUNICATOR INCLUDING A HANDSET PHONE WITH AN INTEGRATED VIRTUAL IMAGE DISPLAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09390084
|
Filing Dt:
|
09/03/1999
|
|
Title:
|
BALL LIMITING METAL MASK AND TIN ENRICHMENT OF HIGH MELTING POINT SOLDER FOR LOW TEMPERATURE INTERCONNECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09391301
|
Filing Dt:
|
09/07/1999
|
|
Title:
|
METHOD FOR FABRICATING HIGH-PERFORMANCE SUBMICRON MOSFET WITH LATERAL ASYMMETRIC CHANNEL AND A LIGHTLY DOPED DRAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09391303
|
Filing Dt:
|
09/07/1999
|
|
Title:
|
METHOD FOR FABRICATING HIGH-PERFORMANCE SUBMICRON MOSFET WITH LATERAL ASYMMETRIC CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
09394302
|
Filing Dt:
|
09/10/1999
|
|
Title:
|
TEST SYTEM FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09396324
|
Filing Dt:
|
09/15/1999
|
|
Title:
|
IONIC SALT DYES AS AMORPHOUS, THERMALLY STABLE EMITTING AND CHARGE TRANSPORT LAYERS IN ORGANIC LIGHT EMITTING DIODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09397217
|
Filing Dt:
|
09/16/1999
|
|
Title:
|
SOURCE/DRAIN DOPING TECHNIQUE FOR ULTRA-THIN-BODY SOI MOS TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09397292
|
Filing Dt:
|
09/15/1999
|
|
Title:
|
DEFECT COLLECTING STRUCTURES FOR PHOTOLITHOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09398246
|
Filing Dt:
|
09/17/1999
|
|
Title:
|
MOS-GATE TUNNELING-INJECTION BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09398594
|
Filing Dt:
|
09/17/1999
|
|
Title:
|
LOW POWER SOI ESD BUFFER DRIVER NETWORKS HAVING DYNAMIC THRESHOLD MOSFETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
09398641
|
Filing Dt:
|
09/17/1999
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
|
Title:
|
ULTRA-THIN RESIST SHALLOW TRENCH PROCESS USING HIGH SELECTIVITY NITRIDE ETCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2002
|
Application #:
|
09398642
|
Filing Dt:
|
09/17/1999
|
|
Title:
|
METHOD FOR CREATING THINNER RESIST COATING THAT ALSO HAS FEWER PINHOLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09398955
|
Filing Dt:
|
09/17/1999
|
|
Title:
|
IMPLEMENTING LOCKS IN A DISTRIBUTED PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09401090
|
Filing Dt:
|
09/22/1999
|
|
Title:
|
PROCESS CONTROL WITH CONTROL SIGNAL DERIVED FROM METROLOGY OF A REPETITIVE CRITICAL DIMENSION FEATURE OF A TEST STRUCTURE ON THE WORK PIECE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09401585
|
Filing Dt:
|
09/22/1999
|
|
Title:
|
METHOD FOR CONTROLLING PHOTORESIST REMOVAL PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09401586
|
Filing Dt:
|
09/22/1999
|
|
Title:
|
STEPPER WITH EXPOSURE TIME MONITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09404039
|
Filing Dt:
|
09/23/1999
|
|
Title:
|
ASYMMETRIC HIGH VOLTAGE SILICON ON INSULATOR DEVICE DESIGN FOR INPUT OUTPUT CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09405266
|
Filing Dt:
|
09/23/1999
|
|
Title:
|
METHOD FOR REDUCING LATERAL DOPANT GRADIENT IN SOURCE/DRAIN EXTENSION OF MOSFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09405831
|
Filing Dt:
|
09/24/1999
|
|
Title:
|
PROCESS FOR MANUFACTURING MOS TRANSISTORS HAVING ELEVATED SOURCE AND DRAIN REGIONS
|
|
