|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12103301
|
Filing Dt:
|
04/15/2008
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
COMPLEMENTARY FIELD EFFECT TRANSISTORS HAVING EMBEDDED SILICON SOURCE AND DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12103538
|
Filing Dt:
|
04/15/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
SYSTEM AND PROGRAM PRODUCT FOR SEQUENTIAL COORDINATION OF EXTERNAL DATABASE APPLICATION EVENTS WITH ASYNCHRONOUS INTERNAL DATABASE EVENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12103548
|
Filing Dt:
|
04/15/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
METHOD, SYSTEM, AND PROGRAM PRODUCT FOR SEQUENTIAL COORDINATION OF EXTERNAL DATABASE APPLICATION EVENTS WITH ASYNCHRONOUS INTERNAL DATABASE EVENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12103765
|
Filing Dt:
|
04/16/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR PATTERNING VERTICAL CONTACTS AND METAL LINES IN A COMMON ETCH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
12103775
|
Filing Dt:
|
04/16/2008
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
Title:
|
METHOD FOR TRACKING CONTAINERS USING A LOW-RATE WIRELESS PERSONAL AREA NETWORK SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12104461
|
Filing Dt:
|
04/17/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
INTEGRATED TEST WAVEFORM GENERATOR (TWG) AND CUSTOMER WAVEFORM GENERATOR (CWG), DESIGN STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12104475
|
Filing Dt:
|
04/17/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
TRANSISTORS HAVING ASYMMETRIC STRAINED SOURCE/DRAIN PORTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12104513
|
Filing Dt:
|
04/17/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
TRANSISTORS HAVING ASYMMETRIC STRAINED SOURCE/DRAIN PORTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12104643
|
Filing Dt:
|
04/17/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
LATERAL DIFFUSION FIELD EFFECT TRANSISTOR WITH DRAIN REGION SELF-ALIGNED TO GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12104683
|
Filing Dt:
|
04/17/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
FULLY-DEPLETED LOW-BODY DOPING FIELD EFFECT TRANSISTOR (FET) WITH REVERSE SHORT CHANNEL EFFECTS (SCE) INDUCED BY SELF-ALIGNED EDGE BACK-GATE(S)
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12105217
|
Filing Dt:
|
04/17/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM FOR REDUCING POWER CONSUMPTION INVOLVING DATA STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12105311
|
Filing Dt:
|
04/18/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
TEST METHOD FOR DETERMINING RETICLE TRANSMISSION STABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12105349
|
Filing Dt:
|
04/18/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
SYSTEM AND METHODS TO EXTEND THE SERVICE LIFE OF PORTABLE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12105366
|
Filing Dt:
|
04/18/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
PROGRAMMING OF LASER FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12105449
|
Filing Dt:
|
04/18/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT DESIGN STRUCTURE FOR AN ASYCHRONOUS DATA INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12105494
|
Filing Dt:
|
04/18/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
APPARATUS FOR PROVIDING UNIAXIAL LOAD DISTRIBUTION FOR LAMINATE LAYERS OF MULTILAYER CERAMIC CHIP CARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12105600
|
Filing Dt:
|
04/18/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
APPARATUS FOR PROVIDING UNIAXIAL LOAD DISTRIBUTION FOR LAMINATE LAYERS OF MULTILAYER CERAMIC CHIP CARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12105622
|
Filing Dt:
|
04/18/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
METHOD FOR PROVIDING UNIAXIAL LOAD DISTRIBUTION FOR LAMINATE LAYERS OF MULTILAYER CERAMIC CHIP CARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
12106053
|
Filing Dt:
|
04/18/2008
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
PROGRAM PRODUCT PROVIDING A CONFIGURATION SPECIFICATION LANGUAGE HAVING CLONE LATCH SUPPORT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12106361
|
Filing Dt:
|
04/21/2008
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
HDL DESIGN STRUCTURE FOR INTEGRATING TEST STRUCTURES INTO AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12106462
|
Filing Dt:
|
04/21/2008
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
A METHOD OF OPERATIVELY COMBINING A PLURALITY OF COMPONENTS TO FORM A LAND GRIP ARRAY INTERPOSER (LGA) STRUCTURE UTILIZING METAL-ON-ELASTOMER HEMI-TORUS AND OTHER MULTIPLE POINTS OF CONTACT GEOMETRIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12106531
|
Filing Dt:
|
04/21/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT TRANSFORMER DEVICES FOR ON-CHIP MILLIMETER-WAVE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12106539
|
Filing Dt:
|
04/21/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
CROSS POINT SWITCH USING PHASE CHANGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12106557
|
Filing Dt:
|
04/21/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
METAL-GATE THERMOCOUPLE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
12106586
|
Filing Dt:
|
04/21/2008
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
Methods and structures for protecting one area while processing another area on a chip
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12106983
|
Filing Dt:
|
04/21/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
ELECTRONIC COMPONENT AND TAPE HEAD HAVING A CLOSURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12107158
|
Filing Dt:
|
04/22/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
METHOD OF GENERATING WIRING ROUTES WITH MATCHING DELAY IN THE PRESENCE OF PROCESS VARIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12107303
|
Filing Dt:
|
04/22/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
PREVENTION OF BACKSIDE CRACKS IN SEMICONDUCTOR CHIPS OR WAFERS USING BACKSIDE FILM OR BACKSIDE WET ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12107573
|
Filing Dt:
|
04/22/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
MEMORY CELL HAVING A BURIED PHASE CHANGE REGION AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12107825
|
Filing Dt:
|
04/23/2008
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
METHODS FOR ENHANCING QUALITY OF PIXEL SENSOR IMAGE FRAMES FOR GLOBAL SHUTTER IMAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12107940
|
Filing Dt:
|
04/23/2008
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
FORMALLY DERIVING A MINIMAL CLOCK-GATING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12107980
|
Filing Dt:
|
04/23/2008
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
CMP METHODS AVOIDING EDGE EROSION AND RELATED WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12107992
|
Filing Dt:
|
04/23/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
SELF-ALIGNED METAL TO FORM CONTACTS TO GE CONTAINING SUBSTRATES AND STRUCTURE FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12108119
|
Filing Dt:
|
04/23/2008
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
NON-PLASMA CAPPING LAYER FOR INTERCONNECT APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12108165
|
Filing Dt:
|
04/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
DESIGN STRUCTURES FOR ELECTROSTATIC DISCHARGE PROTECTION FOR BIPOLAR SEMICONDUCTOR CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
12108512
|
Filing Dt:
|
04/24/2008
|
Title:
|
CHIP-TO-WAFER INTEGRATION TECHNOLOGY FOR THREE-DIMENSIONAL CHIP STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12108629
|
Filing Dt:
|
04/24/2008
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
METHOD OF GENERATING WIRING ROUTES WITH MATCHING DELAY IN THE PRESENCE OF PROCESS VARIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12108992
|
Filing Dt:
|
04/24/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
DOPANT PROFILE TUNING FOR MOS DEVICES BY ADAPTING A SPACER WIDTH PRIOR TO IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12109025
|
Filing Dt:
|
04/24/2008
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
SOURCE/DRAIN JUNCTION FOR HIGH PERFORMANCE MOSFET FORMED BY SELECTIVE EPI PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12109379
|
Filing Dt:
|
04/25/2008
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
DESIGN STRUCTURE FOR ESTIMATING AND/OR PREDICTING POWER CYCLE LENGTH, METHOD OF ESTIMATING AND/OR PREDICTING POWER CYCLE LENGTH AND CIRCUIT THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12110375
|
Filing Dt:
|
04/28/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
DESIGN STRUCTURE FOR IMPLEMENTING MATRIX-BASED SEARCH CAPABILITY IN CONTENT ADDRESSABLE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12110456
|
Filing Dt:
|
04/28/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
STRUCTURE FOR IMPLEMENTING MEMORY ARRAY DEVICE WITH BUILT IN COMPUTATION CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12110465
|
Filing Dt:
|
04/28/2008
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
METHOD AND STRUCTURE FOR SELF-ALIGNED DEVICE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12110579
|
Filing Dt:
|
04/28/2008
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
BRIDGES FOR INTERCONNECTING INTERPOSERS IN MULTI-CHIP INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12110633
|
Filing Dt:
|
06/20/2008
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING LAMINATED ISOLATION REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
12110639
|
Filing Dt:
|
04/28/2008
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
METHODS AND APPARATUS FOR DETERMINING A SWITCHING HISTORY TIME CONSTANT IN AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12110644
|
Filing Dt:
|
04/28/2008
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
RECTIFYING ELEMENT FOR A CROSSPOINT BASED MEMORY ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12110698
|
Filing Dt:
|
04/28/2008
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
APPARATUS FOR THREE-DIMENSIONAL MEASUREMENTS OF PHYSICAL CHARACTERISTICS WITHIN A DATA CENTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12110732
|
Filing Dt:
|
04/28/2008
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR THREE-DIMENSIONAL MEASUREMENTS OF PHYSICAL CHARACTERISTICS WITHIN A DATA CENTER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
12110765
|
Filing Dt:
|
04/28/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
STRUCTURE FOR DATA BUS BANDWIDTH SCHEDULING IN AN FBDIMM MEMORY SYSTEM OPERATING IN VARIABLE LATENCY MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12110851
|
Filing Dt:
|
04/28/2008
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
METHOD FOR MONITORING DEPENDENT METRIC STREAMS FOR ANOMALIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12111529
|
Filing Dt:
|
04/29/2008
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
COMPUTER PROGRAM PRODUCTS FOR DETERMINING STOPPING POWERS OF DESIGN STRUCTURES WITH RESPECT TO A TRAVELING PARTICLE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12111609
|
Filing Dt:
|
04/29/2008
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
STRUCTURE FOR INTEGRATED CIRCUIT FOR MEASURING SET-UP AND HOLD TIMES FOR A LATCH ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12112329
|
Filing Dt:
|
04/30/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
STITCHED CIRCUITRY REGION BOUNDARY INDENTIFICATION FOR STITCHED IC CHIP LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12112336
|
Filing Dt:
|
04/30/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
IC CHIP AND DESIGN STRUCTURE INCLUDING STITCHED CIRCUITRY REGION BOUNDARY IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12112391
|
Filing Dt:
|
04/30/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
SYSTEM FOR PROVIDING ON-DIE TERMINATION OF A CONTROL SIGNAL BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
12112454
|
Filing Dt:
|
04/30/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING SELF-REFERENCING READ OPERATION FOR PCRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12112611
|
Filing Dt:
|
04/30/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
TRANSLATION DATA PREFETCH IN AN IOMMU
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12113064
|
Filing Dt:
|
04/30/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
PENTACENE-CARBON NANOTUBE COMPOSITE, METHOD OF FORMING THE COMPOSITE, AND SEMICONDUCTOR DEVICE INCLUDING THE COMPOSITE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
12113230
|
Filing Dt:
|
05/01/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
PAD CUSHION STRUCTURE AND METHOD OF FABRICATION FOR PB-FREE C4 INTEGRATED CIRCUIT CHIP JOINING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12113288
|
Filing Dt:
|
05/01/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
METHODS OF OPTIMIZING TIMING OF SIGNALS IN AN INTEGRATED CIRCUIT DESIGN USING PROXY SLACK VALUES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12113374
|
Filing Dt:
|
05/01/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
TEST PATTERN BASED PROCESS MODEL CALIBRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12113457
|
Filing Dt:
|
05/01/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
METHOD FOR FACILITATING ACCESS TO ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12113462
|
Filing Dt:
|
05/01/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
HIGH PERFORMANCE SCHOTTKY-BARRIER-SOURCE ASYMMETRIC MOSFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12113510
|
Filing Dt:
|
05/01/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
TRANSISTOR WITH HIGH-K DIELECTRIC SIDEWALL SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12113559
|
Filing Dt:
|
05/01/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
METHOD OF DETECTING REPEATING DEFECTS IN LITHOGRAPHY MASKS ON THE BASIS OF TEST SUBSTRATES EXPOSED UNDER VARYING CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12113663
|
Filing Dt:
|
05/01/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
COMPUTATIONAL DEVICE POWER-SAVINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
12114070
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
STRUCTURE FOR INDICATING STATUS OF AN ON-CHIP POWER SUPPLY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
12114145
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
CHIP AND WAFER INTEGRATION PROCESS USING VERTICAL CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12114203
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR ACCOMMODATING NON-GAUSSIAN AND NON-LINEAR SOURCES OF VARIATION IN STATISTICAL STATIC TIMING ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
12114636
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
METHOD OF FABRICATING A MAGNETIC SHIFT REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12114853
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
PROGRAMMABLE VOLTAGE DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12114857
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
DEMULTIPLEXERS USING TRANSISTORS FOR ACCESSING MEMORY CELL ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12115056
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
OPTICALLY TRANSPARENT WIRES FOR SECURE CIRCUITS AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12115065
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
HYBRID ORIENTATION SOI SUBSTRATES, AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12115166
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
SYSTEMS FOR STRUCTURAL CLUSTERING OF TIME SEQUENCES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12115355
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
TRANSIENT TRANSACTIONAL CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
12115473
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
SHALLOW TRENCH ISOLATION PROCESS AND STRUCTURE WITH MINIMIZED STRAINED SILICON CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12115618
|
Filing Dt:
|
05/06/2008
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
METHOD AND APPARATUS OF WATER COOLING SEVERAL PARALLEL CIRCUIT CARDS EACH CONTAINING SEVERAL CHIP PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12115699
|
Filing Dt:
|
05/06/2008
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
CONDUCTIVE LINER AT AN INTERFACE BETWEEN A SHALLOW TRENCH ISOLATION STRUCTURE AND A BURIED OXIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12115731
|
Filing Dt:
|
05/06/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
ENHANCEMENT OF ELECTRON AND HOLE MOBILITIES IN <110> SI UNDER BIAXIAL COMPRESSIVE STRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12115817
|
Filing Dt:
|
05/06/2008
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
REDUNDANCY DESIGN WITH ELECTRO-MIGRATION IMMUNITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12116151
|
Filing Dt:
|
05/06/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
CLOCK AND DATA RECOVERY SYSTEM AND METHOD FOR CLOCK AND DATA RECOVERY BASED ON A FORWARD ERROR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12116317
|
Filing Dt:
|
05/07/2008
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
METHOD OF FORMING A LAND GRID ARRAY (LGA) INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12116470
|
Filing Dt:
|
05/07/2008
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
AN ELECTRICAL CONTACT STRUCTURE HAVING MULTIPLE METAL INTERCONNECT LEVELS STAGGERING ONE ANOTHER.
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
12116626
|
Filing Dt:
|
05/07/2008
|
Title:
|
METHODS INVOLVING SILICON-ON-INSULATOR TRENCH MEMORY WITH IMPLANTED PLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12116655
|
Filing Dt:
|
05/07/2008
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
METHOD OF FORMING A FLIP-CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12116771
|
Filing Dt:
|
05/07/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
METHOD FOR ACHIEVING VERY HIGH BANDWIDTH BETWEEN THE LEVELS OF A CACHE HIERARCHY IN 3-DIMENSIONAL STRUCTURES, AND A 3-DIMENSIONAL STRUCTURE RESULTING THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
12117098
|
Filing Dt:
|
05/08/2008
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
SERIAL LINK OUTPUT STAGE DIFFERENTIAL AMPLIFIER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12117784
|
Filing Dt:
|
05/09/2008
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
CIRCUIT AND METHOD USING DISTRIBUTED PHASE CHANGE ELEMENTS FOR ACROSS-CHIP TEMPERATURE PROFILING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12117803
|
Filing Dt:
|
05/09/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
INTERCONNECTING (MAPPING) A TWO-DIMENSIONAL OPTOELECTRONIC (OE) DEVICE ARRAY TO A ONE-DIMENSIONAL WAVEGUIDE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12117841
|
Filing Dt:
|
05/09/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
SYSTEM FOR USING PARTITIONED MASKS TO BUILD A CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
12118441
|
Filing Dt:
|
05/09/2008
|
Title:
|
SYSTEMS INVOLVING SPIN-TRANSFER MAGNETIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
12118496
|
Filing Dt:
|
05/09/2008
|
Title:
|
METHODS INVOLVING RESETTING SPIN-TORQUE MAGNETIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12118776
|
Filing Dt:
|
05/12/2008
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
POLYCRYSTALLINE SIGE JUNCTIONS FOR ADVANCED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
12118818
|
Filing Dt:
|
05/12/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR FILTERING MEMORY WRITE SNOOP ACTIVITY IN A DISTRIBUTED SHARED MEMORY COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12118875
|
Filing Dt:
|
05/12/2008
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
STRUCTURE FOR LOW CAPACITANCE ESD ROBUST DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12119042
|
Filing Dt:
|
05/12/2008
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
METHOD AND SYSTEM FOR SCHEDULING A STREAM OF PRODUCTS IN A MANUFACTURING ENVIRONMENT BY USING PROCESS-SPECIFIC WIP LIMITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
12119384
|
Filing Dt:
|
05/12/2008
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
METHOD OF FORMING STEPPED RECESSES FOR EMBEDDED STRAIN ELEMENTS IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12119526
|
Filing Dt:
|
05/13/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
METAL GATE INTEGRATION STRUCTURE AND METHOD INCLUDING METAL FUSE, ANTI-FUSE AND/OR RESISTOR
|
|