|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12119765
|
Filing Dt:
|
05/13/2008
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
SELF-ALIGNED PLANAR DOUBLE-GATE TRANSISTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12119924
|
Filing Dt:
|
05/13/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
PROGRAMMABLE DIRECT MEMORY ACCESS CONTROLLER HAVING PIPELINED AND SEQUENTIALLY CONNECTED STAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12119975
|
Filing Dt:
|
05/13/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
CORRECTING ERRORS IN LONGITUDINAL POSITION (LPOS) WORDS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12120029
|
Filing Dt:
|
05/13/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE STRUCTURES HAVING LIQUID COOLERS INTEGRATED WITH FIRST LEVEL CHIP PACKAGE MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12120455
|
Filing Dt:
|
05/14/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
METHODS FOR FORMING GERMANIUM-ON-INSULATOR SEMICONDUCTOR STRUCTURES USING A POROUS LAYER AND SEMICONDUCTOR STRUCTURES FORMED BY THESE METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12120658
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
FABRICATION OF A CMOS STRUCTURE WITH A HIGH-K DIELECTRIC LAYER OXIDIZING AN ALUMINUM LAYER IN PFET REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12120701
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
DESIGN STRUCTURES FOR SEMICONDUCTOR STRUCTURES WITH ERROR DETECTION AND CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12120836
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
REDUCED FLOATING BODY EFFECT WITHOUT IMPACT ON PERFORMANCE-ENHANCING STRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12120899
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
THREE-DIMENSIONAL CASCADED POWER DISTRIBUTION IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12121292
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
PROCESSOR PIPELINE ARCHITECTURE LOGIC STATE RETENTION SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12121397
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR PLACEMENT OF ELECTRIC CIRCUIT COMPONENTS IN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12121468
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
METHODS FOR FORMING CO-PLANAR WAFER-SCALE CHIP PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
12121689
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
FIREWALL FOR CONTROLLING CONNECTIONS BETWEEN A CLIENT MACHINE AND A NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12121875
|
Filing Dt:
|
05/16/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
PROCESS FOR PCM INTEGRATION WITH POLY-EMITTER BJT AS ACCESS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12121962
|
Filing Dt:
|
05/16/2008
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
PROBABILISTIC REGRESSION SUITES FOR FUNCTIONAL VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12122227
|
Filing Dt:
|
05/16/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
HIGHER PERFORMANCE CMOS ON (110) WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12122259
|
Filing Dt:
|
05/16/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR ROUTING OF INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12122451
|
Filing Dt:
|
05/16/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
SLACK SENSITIVITY TO PARAMETER VARIATION BASED TIMING ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12122754
|
Filing Dt:
|
05/19/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
DESIGN STRUCTURE AND METHOD FOR BURIED INDUCTORS FOR ULTRA-HIGH RESISTIVITY WAFERS FOR SOI/RF SIGE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12122785
|
Filing Dt:
|
05/19/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
METHOD FOR CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12122788
|
Filing Dt:
|
05/19/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
ASYMMETRICALLY STRESSED CMOS FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
12122929
|
Filing Dt:
|
05/19/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
METHOD FOR MONITORING FOCUS ON AN INTEGRATED WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
12122969
|
Filing Dt:
|
05/19/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
THREE-TERMINAL CASCADE SWITCH FOR CONTROLLING STATIC POWER CONSUMPTION IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12122981
|
Filing Dt:
|
05/19/2008
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
SELECTIVE PLACEMENT OF CARBON NANOTUBES ON OXIDE SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12122984
|
Filing Dt:
|
05/19/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
METHOD AND STRUCTURE FOR REDUCING CONTACT RESISTANCE BETWEEN SILICIDE CONTACT AND OVERLYING METALLIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
12123487
|
Filing Dt:
|
05/20/2008
|
Title:
|
METHOD FOR EXTENDING LIFETIME RELIABILITY OF DIGITAL LOGIC DEVICES THROUGH REVERSAL OF AGING MECHANISMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12123524
|
Filing Dt:
|
05/20/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
METHOD FOR CREATING TENSILE STRAIN BY SELECTIVELY APPLYING STRESS MEMORIZATION TECHNIQUES TO NMOS TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12123735
|
Filing Dt:
|
05/20/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
SWITCH WITH REDUCED INSERTION LOSS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12124106
|
Filing Dt:
|
05/20/2008
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
METHOD AND ARRANGEMENTS FOR LINK POWER REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12124472
|
Filing Dt:
|
05/21/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
PLACEMENT AND OPTIMIZATION OF PROCESS DUMMY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12124551
|
Filing Dt:
|
05/21/2008
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
METHODOLOGY FOR PLACEMENT BASED ON CIRCUIT FUNCTION AND LATCHUP SENSITIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12125106
|
Filing Dt:
|
05/22/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
DUAL STRESS STI
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12125175
|
Filing Dt:
|
05/22/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
STRAINED SI MOSFET ON TENSILE-STRAINED SIGE-ON-INSULATOR (SGOI)
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12125255
|
Filing Dt:
|
05/22/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
SYSTEM-ON-CHIP (SOC), DESIGN STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12125269
|
Filing Dt:
|
05/22/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
SYSTEM-ON-CHIP (SOC), DESIGN STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12125501
|
Filing Dt:
|
05/22/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
SELF-ALIGNED PROCESS FOR NANOTUBE/NANOWIRE FETS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12125508
|
Filing Dt:
|
05/22/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
INTRODUCTION OF METAL IMPURITY TO CHANGE WORKFUNCTION OF CONDUCTIVE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12125637
|
Filing Dt:
|
05/22/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
HIGH PERFORMANCE METAL GATE POLYGATE 8 TRANSISTOR SRAM CELL WITH REDUCED VARIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
12125971
|
Filing Dt:
|
05/23/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
AN INTERCONNECT STRUCTURE WITH DIELECTRIC AIR GAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12126015
|
Filing Dt:
|
05/23/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
MICROWAVE READOUT FOR FLUX-BIASED QUBITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12126287
|
Filing Dt:
|
05/23/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
PHOTOPATTERNABLE DIELECTRIC MATERIALS FOR BEOL APPLICATIONS AND METHODS FOR USE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12126499
|
Filing Dt:
|
05/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
STRUCTURE FOR IMPLEMENTING DYNAMIC REFRESH PROTOCOLS FOR DRAM BASED CACHE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12126546
|
Filing Dt:
|
05/23/2008
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
ACTUATOR CONTROL APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12126967
|
Filing Dt:
|
05/26/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
STORAGE DEVICE HAVING FLEXIBLE ARCHITECTURE AND FREE SCALABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12127033
|
Filing Dt:
|
05/27/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
SEMICONDUCTOR STRUCTUE WITH MULTIPLE FINS HAVING DIFFERENT CHANNEL REGION HEIGHTS AND METHOD OF FORMING THE SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12127080
|
Filing Dt:
|
05/27/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
FUSE/ANTI-FUSE STRUCTURE AND METHODS OF MAKING AND PROGRAMMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12127245
|
Filing Dt:
|
05/27/2008
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
STRUCTURE FOR A STACKED POWER CLAMP HAVING A BIGFET GATE PULL-UP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12127392
|
Filing Dt:
|
05/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHOD FOR PRIORITIZING NODES FOR REROUTING AND DEVICE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12127432
|
Filing Dt:
|
05/27/2008
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
METHOD OF FORMING A LAND GRID ARRAY (LGA) INTERPOSER ARRANGEMENT UTILIZING METAL-ON-ELASTOMER HEMI-TORUS AND OTHER MULTIPLE POINTS OF CONTACT GEOMETRIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12127631
|
Filing Dt:
|
05/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR END-TO-END NETWORK CONGESTION MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12127900
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR TESTING BIT FAILURES IN ARRAY ELEMENTS OF AN ELECTRONIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12127921
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
METHOD OF FORMING AN INTERLAYER DIELECTRIC MATERIAL HAVING DIFFERENT REMOVAL RATES DURING CMP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12127946
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION DEVICE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12127972
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHOD FOR MINIMIZING PRODUCTIVITY LOSS WHILE USING A MANUFACTURING SCHEDULER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12128040
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
ION IMPLANTATION COMBINED WITH IN SITU OR EX SITU HEAT TREATMENT FOR IMPROVED FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12128058
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
IMPORTATION OF VIRTUAL SIGNALS INTO ELECTRONIC TEST EQUIPMENT TO FACILITATE TESTING OF AN ELECTRONIC COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12128134
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
HYBRID FET INCORPORATING A FINFET AND A PLANAR FET
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
12128260
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
METHOD AND STRUCTURE FOR DETERMINING THERMAL CYCLE RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
12128526
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
PULSED RING OSCILLATOR CIRCUIT FOR STORAGE CELL READ TIMING EVALUATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12128654
|
Filing Dt:
|
05/29/2008
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
STRUCTURE FOR A PHASE LOCKED LOOP WITH ADJUSTABLE VOLTAGE BASED ON TEMPERATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12128678
|
Filing Dt:
|
05/29/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
DESIGN STRUCTURE FOR A PHASE LOCKED LOOP WITH STABILIZED DYNAMIC RESPONSE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12128754
|
Filing Dt:
|
05/29/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
DESIGN STRUCTURE FOR A DUTY CYCLE CORRECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12128908
|
Filing Dt:
|
05/29/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHODS FOR FABRICATING MEMORY CELLS AND MEMORY DEVICES INCORPORATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12128973
|
Filing Dt:
|
05/29/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
INTERCONNECT STRUCTURE FOR INTEGRATED CIRCUITS HAVING IMPROVED ELECTROMIGRATION CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
12129033
|
Filing Dt:
|
05/29/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
FIELD EFFECT STRUCTURE AND METHOD INCLUDING SPACER SHAPED METAL GATE WITH ASYMMETRIC SOURCE AND DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12129714
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
OPTICAL SENSOR INCLUDING STACKED PHOTOSENSITIVE DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12129716
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
OPTICAL SENSOR INCLUDING STACKED PHOTODIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12129778
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
METHOD FOR CREATING AN ERROR CORRECTION CODING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12129976
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
PREDICATE SELECTION IN BIT-LEVEL COMPOSITIONAL TRANSFORMATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12130167
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
PERFORMANCE EVALUATION OF ALGORITHMIC TASKS AND DYNAMIC PARAMETERIZATION ON MULTI-CORE PROCESSING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12130216
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
CONTROLLING COMPUTER STORAGE SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12130408
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
MEMORY CELL WITH INDEPENDENT-GATE CONTROLLED ACCESS DEVICES AND MEMORY USING THE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12130460
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHOD TO TAILOR LOCATION OF PEAK ELECTRIC FIELD DIRECTLY UNDERNEATH AN EXTENSION SPACER FOR ENHANCED PROGRAMMABILITY OF A PROMPT-SHIFT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12130472
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMPROVING SRAM CELL STABILTY BY USING BOOSTED WORD LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12130476
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
STRUCTURE FOR AUTOMATED TRANSISTOR TUNING IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12130562
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR PACKAGING AN INTEGRATED CHIP AND ANTENNA
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12130563
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
DEVICE COMPRISING DOPED NANO-COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12130644
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
STRUCTURE FOR ESTIMATING POWER CONSUMPTION OF INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
12130675
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
STRUCTURE FOR TESTING AN OPERATION OF INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12130752
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
CACHE RECONFIGURATION BASED ON ANALYZING ONE OR MORE CHARACTERISTICS OF RUN-TIME PERFORMANCE DATA OR SOFTWARE HINT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12130990
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
NON-DESTRUCTIVE SIDEBAND READING OF PROCESSOR STATE INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12131330
|
Filing Dt:
|
06/02/2008
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
DUV LASER ANNEALING AND STABILIZATION OF SICOH FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12131476
|
Filing Dt:
|
06/02/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
VOLTAGE ISLAND PERFORMANCE/LEAKAGE SCREEN MONITOR FOR IP CHARACTERIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12131973
|
Filing Dt:
|
06/03/2008
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
MOSFET STRUCTURE WITH MULTIPLE SELF-ALIGNED SILICIDE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12131988
|
Filing Dt:
|
06/03/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
THREE-DIMENSIONAL INTEGRATED CIRCUITS AND TECHNIQUES FOR FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12132029
|
Filing Dt:
|
06/03/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
TECHNIQUES FOR THREE-DIMENSIONAL CIRCUIT INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12132337
|
Filing Dt:
|
06/03/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
STRUCTURE AND METHOD OF FORMING ELECTRICALLY BLOWN METAL FUSES FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
12132561
|
Filing Dt:
|
06/03/2008
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
METHODOLOGIES AND ANALYTICS TOOLS FOR IDENTIFYING WHITE SPACE OPPORTUNITIES IN A GIVEN INDUSTRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12132698
|
Filing Dt:
|
06/04/2008
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
ULTRA SHALLOW JUNCTION FORMATION BY EPITAXIAL INTERFACE LIMITED DIFFUSION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
12132705
|
Filing Dt:
|
06/04/2008
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
ULTRA SHALLOW JUNCTION FORMATION BY EPITAXIAL INTERFACE LIMITED DIFFUSION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12132734
|
Filing Dt:
|
06/04/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
SEMICONDUCTOR CHIP WITH REINFORCEMENT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12132798
|
Filing Dt:
|
06/04/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
DIFFERENTIAL NITRIDE PULLBACK TO CREATE DIFFERENTIAL NFET TO PFET DIVOTS FOR IMPROVED PERFORMANCE VERSUS LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12132865
|
Filing Dt:
|
06/04/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
MUGFET WITH STUB SOURCE AND DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12132875
|
Filing Dt:
|
06/04/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
DELAMINATION AND CRACK RESISTANT IMAGE SENSOR STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12132960
|
Filing Dt:
|
06/04/2008
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
PHASE LOCKED LOOP AND METHOD FOR ADJUSTING THE FREQUENCY AND PHASE IN THE PHASE LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
12133379
|
Filing Dt:
|
06/05/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
INTRALEVEL CONDUCTIVE LIGHT SHIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12133380
|
Filing Dt:
|
06/05/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
INTERLEVEL CONDUCTIVE LIGHT SHIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12133425
|
Filing Dt:
|
06/05/2008
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
MIM CAPACITOR AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12133724
|
Filing Dt:
|
06/05/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
ENHANCED SPEED SORTING OF MICROPROCESSORS AT WAFER TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12133817
|
Filing Dt:
|
06/05/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR FLATBAND VOLTAGE TUNING OF HIGH-K FIELD EFFECT TRANSISTORS
|
|