|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12198602
|
Filing Dt:
|
08/26/2008
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
MULTILAYER HARDMASK SCHEME FOR DAMAGE-FREE DUAL DAMASCENE PROCESSING OF SICOH DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12198974
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
HARDWARE MONITORING AND DECISION MAKING FOR TRANSITIONING IN AND OUT OF LOW-POWER STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12199063
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
DEVICE AND METHOD FOR FABRICATING DOUBLE-SIDED SOI WAFER SCALE PACKAGE WITH OPTICAL THROUGH VIA CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12199161
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
EFFICIENT METHOD AND COMPUTER PROGRAM FOR MODELING AND IMPROVING STATIC MEMORY PERFORMANCE ACROSS PROCESS VARIATIONS AND ENVIRONMENTAL CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12199253
|
Filing Dt:
|
11/18/2008
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
PROCESS OF MAKING A LITHOGRAPHIC STRUCTURE USING ANTIREFLECTIVE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12199407
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
INTERCONNECT STRUCTURES WITH ENCASING CAP AND METHODS OF MAKING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12199438
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
MEMORY SENSING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12199516
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
FORMATION OF CARBON AND SEMICONDUCTOR NANOMATERIALS USING MOLECULAR ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12199607
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
RADIATION SENSITIVE SELF-ASSEMBLED MONOLAYERS AND USES THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12199920
|
Filing Dt:
|
08/28/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
COLLABORATION FRAMEWORK FOR MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12200352
|
Filing Dt:
|
08/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
FORMATION OF ALPHA PARTICLE SHIELDS IN CHIP PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12200482
|
Filing Dt:
|
08/28/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
SOI BODY CONTACT USING E-DRAM TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12200538
|
Filing Dt:
|
08/28/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
DEEP TRENCH CAPACITOR FOR SOI CMOS DEVICES FOR SOFT ERROR IMMUNITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
12201266
|
Filing Dt:
|
08/29/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12201487
|
Filing Dt:
|
08/29/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR LATENCY REDUCTION IN SPECULATIVE DECISION FEEDBACK EQUALIZERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12201685
|
Filing Dt:
|
08/29/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
UNIQUIFICATION AND PARENT-CHILD CONSTRUCTS FOR 1XN VLSI DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12201801
|
Filing Dt:
|
08/29/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
DEVICE AND PROCESS OF FORMING DEVICE WITH DEVICE STRUCTURE FORMED IN TRENCH AND GRAPHENE LAYER FORMED THEREOVER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12201821
|
Filing Dt:
|
08/29/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
SELF-TUNING POWER MANAGEMENT TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12201993
|
Filing Dt:
|
08/29/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
PROCESS OF PATTERNING SMALL SCALE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12202500
|
Filing Dt:
|
09/02/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
CO-OPTIMIZATION OF EMBEDDED SYSTEMS UTILIZING SYMBOLIC EXECUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
12202854
|
Filing Dt:
|
09/02/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
INCREASING TAPE VELOCITY BY DYNAMIC SWITCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12203456
|
Filing Dt:
|
09/03/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
MULTIPROCESSOR COMMUNICATION DEVICE AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12203955
|
Filing Dt:
|
09/04/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
VALIDATION OF ELECTRICAL PERFORMANCE OF AN ELECTRONIC PACKAGE PRIOR TO FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12204395
|
Filing Dt:
|
09/04/2008
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A METAL GATE STACK OF REDUCED HEIGHT AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12204412
|
Filing Dt:
|
09/04/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
Ta-TaN SELECTIVE REMOVAL PROCESS FOR INTEGRATED DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
12205361
|
Filing Dt:
|
09/05/2008
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
METHOD OF FORMING ISOLATION REGIONS FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
12205476
|
Filing Dt:
|
09/05/2008
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
GENERATING COVERAGE DATA FOR A SWITCH FREQUENCY OF HDL OR VHDL SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12206065
|
Filing Dt:
|
09/08/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
LOW OUTGASSING PHOTORESIST COMPOSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12207713
|
Filing Dt:
|
09/10/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METHOD OF PRODUCING A LAND GRID ARRAY INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12208071
|
Filing Dt:
|
09/10/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR MAKING A PROCESSOR SIDEBAND INTERFACE ADHERE TO SECURE MODE RESTRICTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12208196
|
Filing Dt:
|
09/10/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
STRESS ENHANCED MOS CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12208358
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
REFLECTIVE FILM INTERFACE TO RESTORE TRANSVERSE MAGNETIC WAVE CONTRAST IN LITHOGRAPHIC PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12208469
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
COST-BENEFIT OPTIMIZATION FOR AN AIRGAPPED INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12208521
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
METHOD FOR COMPENSATING FOR VARIATIONS IN STRUCTURES OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12208548
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
ENHANCED CONDUCTIVITY IN AN AIRGAPPED INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
12208581
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
Title:
|
LAND GRID ARRAY INTERPOSER PRODUCING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12209071
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
SYSTEM FOR ESTIMATING STORAGE REQUIREMENTS FOR A MULTI-DIMENSIONAL CLUSTERING DATA CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12209461
|
Filing Dt:
|
09/12/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR STATISTICAL TIMING ANALYSIS OF DIGITAL CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
12210703
|
Filing Dt:
|
09/15/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METHOD OF FABRICATING A METAL GATE CMOS WITH AT LEAST A SINGLE GATE METAL AND DUAL GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
12211435
|
Filing Dt:
|
09/16/2008
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
MODIFICATIONS OF AUDIO COMMUNICATIONS IN AN ONLINE ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
12211647
|
Filing Dt:
|
09/16/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METAL GATE CMOS WITH AT LEAST A SINGLE GATE METAL AND DUAL GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12211649
|
Filing Dt:
|
09/16/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METAL GATE CMOS WITH AT LEAST A SINGLE GATE METAL AND DUAL GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12212247
|
Filing Dt:
|
09/17/2008
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
INTEGRATED SPECTRUM ANALYZER CIRCUITS AND METHODS FOR PROVIDING ON-CHIP DIAGNOSTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
12212577
|
Filing Dt:
|
09/17/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
SYSTEM AND PROGRAM FOR TRANSMITTING INPUT/OUTPUT REQUESTS FROM A FIRST CONTROLLER TO A SECOND CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12212925
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
COOLING OF SUBSTRATE USING INTERPOSER CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12212927
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
METHOD OF PRODUCING A LAND GRID ARRAY (LGA) INTERPOSER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12212998
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METHOD OF FORMING A SUBSTRATE WITH INTERPOSER CHANNELS FOR COOLING THE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
12220521
|
Filing Dt:
|
07/25/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
METHOD OF FABRICATING SELF-ALIGNED BIPOLAR TRANSISTOR HAVING TAPERED COLLECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12221966
|
Filing Dt:
|
08/07/2008
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
METHOD FOR FABRICATING DUAL DAMASCENE STRUCTURES USING PHOTO-IMPRINT LITHOGRAPHY, METHODS FOR FABRICATING IMPRINT LITHOGRAPHY MOLDS FOR DUAL DAMASCENE STRUCTURES, MATERIALS FOR IMPRINTABLE DIELECTRICS AND EQUIPMENT FOR PHOTO-IMPRINT LITHOGRAPHY USED IN DUAL DAMASCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12222000
|
Filing Dt:
|
08/07/2008
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
METHOD FOR FABRICATING DUAL DAMASCENE STRUCTURES USING PHOTO-IMPRINT LITHOGRAPHY, METHODS FOR FABRICATING IMPRINT LITHOGRAPHY MOLDS FOR DUAL DAMASCENE STRUCTURES, MATERIALS FOR IMPRINTABLE DIELECTRICS AND EQUIPMENT FOR PHOTO-IMPRINT LITHOGRAPHY USED IN DUAL DAMASCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12228010
|
Filing Dt:
|
08/07/2008
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
METHOD FOR FABRICATING DUAL DAMASCENE STRUCTURES USING PHOTO-IMPRINT LITHOGRAPHY, METHODS FOR FABRICATING IMPRINT LITHOGRAPHY MOLDS FOR DUAL DAMASCENE STRUCTURES, MATERIALS FOR IMPRINTABLE DIELECTRICS AND EQUIPMENT FOR PHOTO-IMPRINT LITHOGRAPHY USED IN DUAL DAMASCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12228587
|
Filing Dt:
|
08/14/2008
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
OPTIMAL BUS OPERATION PERFORMANCE IN A LOGIC SIMULATION ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12233061
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
COOLING OF SUBSTRATE USING INTERPOSER CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12233104
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
COOLING OF SUBSTRATE USING INTERPOSER CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12233169
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
METHOD FOR VIOLATING THE LOGICAL FUNCTION AND TIMING BEHAVIOR OF A DIGITAL CIRCUIT DECISION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12233245
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
REFLECTIVE FILM INTERFACE TO RESTORE TRANSVERSE MAGNETIC WAVE CONTRAST IN LITHOGRAPHIC PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12234100
|
Filing Dt:
|
09/19/2008
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
PIEZO-DRIVEN NON-VOLATILE MEMORY CELL WITH HYSTERETIC RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12234473
|
Filing Dt:
|
09/19/2008
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
HIGH TOLERANCE TCR BALANCED HIGH CURRENT RESISTOR FOR RF CMOS AND RF SIGE BICMOS APPLICATIONS AND CADENCED BASED HIERARCHICAL PARAMETERIZED CELL DESIGN KIT WITH TUNABLE TCR AND ESD RESISTOR BALLASTING FEATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12236003
|
Filing Dt:
|
09/23/2008
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
INTERPOSER INCLUDING VOLTAGE REGULATOR AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12236551
|
Filing Dt:
|
09/24/2008
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
GENERATING CLOCK SIGNALS FOR COUPLED ASIC CHIPS IN PROCESSOR INTERFACE WITH X AND Y LOGIC OPERABLE IN FUNCTIONAL AND SCANNING MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12237148
|
Filing Dt:
|
09/24/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12237246
|
Filing Dt:
|
09/24/2008
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
DESIGN STAGE MITIGATION OF INTERCONNECT VARIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12237727
|
Filing Dt:
|
09/25/2008
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
APPARATUS, METHOD AND COMPUTER PROGRAM PRODUCT FOR FAST SIMULATION OF MANUFACTURING EFFECTS DURING INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12238602
|
Filing Dt:
|
09/26/2008
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
INLINE LOW-DAMAGE AUTOMATED FAILURE ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12239688
|
Filing Dt:
|
09/26/2008
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
LOCK AND KEY THROUGH-VIA METHOD FOR WAFER LEVEL 3 D INTEGRATION AND STRUCTURES PRODUCED
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12240534
|
Filing Dt:
|
09/29/2008
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
MODEL INDEPENDENT SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
12241274
|
Filing Dt:
|
09/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
DEBRIS MINIMIZATION AND IMPROVED SPATIAL RESOLUTION IN PULSED LASER ABLATION OF MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12242114
|
Filing Dt:
|
09/30/2008
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
VOLTAGE DETECTION CIRCUIT IN AN INTEGRATED CIRCUIT AND METHOD OF GENERATING A TRIGGER FLAG SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12242990
|
Filing Dt:
|
10/01/2008
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
DISLOCATION ENGINEERING USING A SCANNED LASER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12243427
|
Filing Dt:
|
10/01/2008
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
MODELING SYSTEM-LEVEL EFFECTS OF SOFT ERRORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12243759
|
Filing Dt:
|
10/01/2008
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
METHOD TO REDUCE A VIA AREA IN A PHASE CHANGE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12243987
|
Filing Dt:
|
10/02/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
CROSS-DOMAIN ACCESS PREVENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
12244067
|
Filing Dt:
|
10/02/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
MICROCAVITY STRUCTURE AND PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12244118
|
Filing Dt:
|
10/02/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
DISPENSING ASSEMBLY WITH A CONTROLLED GAS ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12244145
|
Filing Dt:
|
10/02/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
DISPENSING ASSEMBLY WITH AN INJECTOR CONTROLLED GAS ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12244216
|
Filing Dt:
|
10/02/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
SPLIT FLEX CABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12244286
|
Filing Dt:
|
10/02/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
OPTIMIZING SRAM PERFORMANCE OVER EXTENDED VOLTAGE OR PROCESS RANGE USING SELF-TIMED CALIBRATION OF LOCAL CLOCK GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12244503
|
Filing Dt:
|
10/02/2008
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
CARRIER WAFER HAVING ALIGNMENT KEYS AND SUPPORTING A CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12244903
|
Filing Dt:
|
10/03/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
TECHNIQUES FOR REDUCING DEGRADATION AND/OR MODIFYING FEATURE SIZE OF PHOTOMASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12244944
|
Filing Dt:
|
10/03/2008
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
HYBRID ORIENTATION SUBSTRATE AND METHOD FOR FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
12245133
|
Filing Dt:
|
10/03/2008
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
ADHESION ENHANCEMENT FOR METAL/DIELECTRIC INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12245946
|
Filing Dt:
|
10/06/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
TRILAYER RESIST SCHEME FOR GATE ETCHING APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12246597
|
Filing Dt:
|
10/07/2008
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
HYBRID ORIENTATION CMOS WITH PARTIAL INSULATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12246921
|
Filing Dt:
|
10/07/2008
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
METHODS FOR THE FORMATION OF FULLY SILICIDED METAL GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12247474
|
Filing Dt:
|
10/08/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
PARTICLE EMISSION ANALYSIS FOR SEMICONDUCTOR FABRICATION STEPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12248951
|
Filing Dt:
|
10/10/2008
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
SOFTWARE ENTITY FOR THE CREATION OF A HYBRID CYCLE SIMULATION MODEL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12248970
|
Filing Dt:
|
10/10/2008
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
METHOD OF FORMING SOURCE AND DRAIN OF A FIELD-EFFECT-TRANSISTOR AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
12249271
|
Filing Dt:
|
10/10/2008
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
RADIAL BRAGG RING RESONATOR STRUCTURE WITH HIGH QUALITY FACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12251373
|
Filing Dt:
|
10/14/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
METHOD FOR AN EQUALIZER COMPUTATION IN A MEDIA SYSTEM USING A DATA SET SEPARATOR SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12251509
|
Filing Dt:
|
10/15/2008
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
MEMORY DEVICE AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12251583
|
Filing Dt:
|
10/15/2008
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
ENERGY USAGE MONITORING AND BALANCING METHOD AND SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12253072
|
Filing Dt:
|
10/16/2008
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
LOW ACTIVATION ENERGY PHOTORESIST COMPOSITION AND PROCESS FOR ITS USE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12253339
|
Filing Dt:
|
10/17/2008
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
Title:
|
EXECUTING MICRO-CODE INSTRUCTION WITH DELAY FIELD AND ADDRESS OF NEXT INSTRUCTION WHICH IS DECODED AFTER INDICATED DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12253472
|
Filing Dt:
|
10/17/2008
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
Title:
|
VISUALIZATION INTERFACE OF CONTINUOUS WAVEFORM MULTI-SPEAKER IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12254197
|
Filing Dt:
|
10/20/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
FORMATION OF IMPROVED SOI SUBSTRATES USING BULK SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12254650
|
Filing Dt:
|
10/20/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
PROTOCOL FOR POWER STATE DETERMINATION AND DEMOTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12255819
|
Filing Dt:
|
10/22/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
METHOD AND SYSTEM FOR DESIGNING AN ELECTRONIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12255937
|
Filing Dt:
|
10/22/2008
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
Title:
|
AUTOMATIC SOFTWARE FAULT DIAGNOSIS BY EXPLOITING APPLICATION SIGNATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12256089
|
Filing Dt:
|
10/22/2008
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
PRODUCT AND METHOD FOR INTEGRATION OF DEEP TRENCH MESH AND STRUCTURES UNDER A BOND PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12256108
|
Filing Dt:
|
10/22/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
METHODS AND SYSTEMS FOR LAYOUT AND ROUTING USING ALTERNATING APERTURE PHASE SHIFT MASKS
|
|