|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12256187
|
Filing Dt:
|
10/22/2008
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
DUMMY METAL FILL SHAPES FOR IMPROVED RELIABILITY OF HYBRID OXIDE/LOW-K DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12256703
|
Filing Dt:
|
10/23/2008
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
Title:
|
WORK BALANCING SCHEDULER FOR PROCESSOR CORES AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12257610
|
Filing Dt:
|
10/24/2008
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
Title:
|
INDETERMINATE STATE LOGIC INSERTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12257718
|
Filing Dt:
|
10/24/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
METHOD FOR CREATING TENSILE STRAIN BY APPLYING STRESS MEMORIZATION TECHNIQUES AT CLOSE PROXIMITY TO THE GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12257884
|
Filing Dt:
|
10/24/2008
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
SYSTEM FOR EVOLVING EFFICIENT COMMUNICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12258188
|
Filing Dt:
|
10/24/2008
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
Title:
|
AIR GAP SPACER FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12258704
|
Filing Dt:
|
10/27/2008
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
I/O DRIVER FOR INTEGRATED CIRCUIT WITH OUTPUT IMPEDANCE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12259217
|
Filing Dt:
|
10/27/2008
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
LOCATING A DEVICE IN A GIVEN STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12259357
|
Filing Dt:
|
10/28/2008
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING SEMICONDUCTOR PACKAGE TENSILE STRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12259811
|
Filing Dt:
|
10/28/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
CERAMIC SUBSTRATE GRID STRUCTURE FOR THE CREATION OF VIRTUAL COAX ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12260147
|
Filing Dt:
|
10/29/2008
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
ETCH STOP LAYER OF REDUCED THICKNESS FOR PATTERNING A DIELECTRIC MATERIAL IN A CONTACT LEVEL OF CLOSELY SPACED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12260693
|
Filing Dt:
|
10/29/2008
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
CHARACTERIZING THERMOMECHANICAL PROPERTIES OF AN ORGANIC SUBSTRATE USING FINITE ELEMENT ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12260718
|
Filing Dt:
|
10/29/2008
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
CHARACTERIZING THERMOMECHANICAL PROPERTIES OF AN ORGANIC SUBSTRATE USING THREE-DIMENSIONAL FINITE ELEMENT ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12261316
|
Filing Dt:
|
10/30/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR DEPLOYING A LIQUID METAL THERMAL INTERFACE FOR CHIP COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
12261981
|
Filing Dt:
|
10/30/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
STORAGE DEVICE ENCLOSURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12262297
|
Filing Dt:
|
10/31/2008
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
MODULATION CODING AND DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12262345
|
Filing Dt:
|
10/31/2008
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
MODULATION CODING AND DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12263217
|
Filing Dt:
|
10/31/2008
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROACTIVE ALERT GENERATION VIA EQUIVALENT MACHINE CONFIGURATION DETERMINATION FROM PROBLEM HISTORY DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12264583
|
Filing Dt:
|
11/04/2008
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
METHOD FOR DIFFUSION BASED CELL PLACEMENT MIGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12264619
|
Filing Dt:
|
11/04/2008
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
SYSTEM AND COMPUTER PROGRAM PRODUCT FOR DIFFUSION BASED CELL PLACEMENT MIGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12265137
|
Filing Dt:
|
11/05/2008
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
MULTI NODAL COMPUTER SYSTEM AND METHOD FOR HANDLING CHECK STOPS IN THE MULTI NODAL COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12266329
|
Filing Dt:
|
11/06/2008
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
A METHOD FOR MANUFACTURING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12267598
|
Filing Dt:
|
11/09/2008
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR THREE-DIMENSIONAL VARIATIONAL CAPACITANCE CALCULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12267762
|
Filing Dt:
|
11/10/2008
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
HYBRID EVENT PREDICTION AND SYSTEM CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12267820
|
Filing Dt:
|
11/10/2008
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR DESIGNING A DEVICE FOR ELECTRO-OPTICAL MODULATION OF LIGHT INCIDENT UPON THE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12268531
|
Filing Dt:
|
11/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR REGULATING POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12268541
|
Filing Dt:
|
11/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
ELECTRICAL FUSE AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12268549
|
Filing Dt:
|
11/11/2008
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
ELECTRICAL FUSE AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
12268562
|
Filing Dt:
|
11/11/2008
|
Title:
|
METHOD OF POSITIONING PATTERNS FROM BLOCK COPOLYMER SELF-ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12268583
|
Filing Dt:
|
11/11/2008
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
MICROCONTROLLER FOR LOGIC BUILT-IN SELF TEST (LBIST)
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12269073
|
Filing Dt:
|
11/12/2008
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
OPTIMIZED DEVICE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12269082
|
Filing Dt:
|
11/12/2008
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
CERAMIC SUBSTRATE GRID STRUCTURE FOR THE CREATION OF VIRTUAL COAX ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12269240
|
Filing Dt:
|
11/12/2008
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
INJECTION MOLDED SOLDER METHOD FOR FORMING SOLDER BUMPS ON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12271162
|
Filing Dt:
|
11/14/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
INCREASING STRESS TRANSFER EFFICIENCY IN A TRANSISTOR BY REDUCING SPACER WIDTH DURING THE DRAIN/SOURCE IMPLANTATION SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12271213
|
Filing Dt:
|
11/14/2008
|
Publication #:
|
|
Pub Dt:
|
05/20/2010
| | | | |
Title:
|
INTELLIGENT MEMORY BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12271588
|
Filing Dt:
|
11/14/2008
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
DRIVING VALUES TO DC ADJUSTED/UNTIMED NETS TO IDENTIFY TIMING PROBLEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12271942
|
Filing Dt:
|
11/17/2008
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
INTEGRATED BEOL THIN FILM RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12272129
|
Filing Dt:
|
11/17/2008
|
Publication #:
|
|
Pub Dt:
|
05/20/2010
| | | | |
Title:
|
METHOD TO PREVENT SURFACE DECOMPOSITION OF III-V COMPOUND SEMICONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12272951
|
Filing Dt:
|
11/18/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
EXECUTE-ONLY MEMORY AND MECHANISM ENABLING EXECUTION FROM EXECUTE-ONLY MEMORY FOR MINIVISOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12272955
|
Filing Dt:
|
11/18/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
MINIVISOR ENTRY POINT IN VIRTUAL MACHINE MONITOR ADDRESS SPACE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12273894
|
Filing Dt:
|
11/19/2008
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
MICROELECTRONIC STRUCTURE BY SELECTIVE DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12273908
|
Filing Dt:
|
11/19/2008
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
MICROELECTRONIC STRUCTURE BY SELECTIVE DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12274758
|
Filing Dt:
|
11/20/2008
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
FIELD EFFECT DEVICE WITH REDUCED THICKNESS GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12275248
|
Filing Dt:
|
11/21/2008
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
Title:
|
IMPLEMENTING ENHANCED WIRING CAPABILITY FOR ELECTRONIC LAMINATE PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12275521
|
Filing Dt:
|
11/21/2008
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
INTERNAL CHARGE TRANSFER FOR CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12275563
|
Filing Dt:
|
11/21/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
METHOD OF PRODUCING A LAND GRID ARRAY (LGA) INTERPOSER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12276905
|
Filing Dt:
|
11/24/2008
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
PHASE-CHANGE MEMORY CELL AND METHOD OF FABRICATING THE PHASE-CHANGE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12286874
|
Filing Dt:
|
10/02/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
DIELECTRIC MESH ISOLATED PHASE CHANGE STRUCTURE FOR PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12317310
|
Filing Dt:
|
12/22/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
PROTECTION AGAINST CHARGING DAMAGE IN HYBRID ORIENTATION TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12317691
|
Filing Dt:
|
12/26/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHOD OF FABRICATING A PORTABLE COMPUTER APPARATUS WITH THERMAL ENHANCEMENTS AND MULTIPLE POWER MODES OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12324151
|
Filing Dt:
|
11/26/2008
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
SEMICONDUCTOR NANOWIRE ELECTROMAGNETIC RADIATION SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12324170
|
Filing Dt:
|
11/26/2008
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
IN-SITU DESIGN METHOD AND SYSTEM FOR IMPROVED MEMORY YIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12324212
|
Filing Dt:
|
11/26/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
TRANSACTION BASED VERIFICATION OF A SYSTEM ON CHIP ON SYSTEM LEVEL BY TRANSLATING TRANSACTIONS INTO MACHINE CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12324219
|
Filing Dt:
|
11/26/2008
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
SEMICONDUCTOR NANOWIRES CHARGE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12325195
|
Filing Dt:
|
11/29/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
PHOTO DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12325774
|
Filing Dt:
|
12/01/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
APPARATUS AND COMPUTER PROGRAM PRODUCT FOR SEMICONDUCTOR YIELD ESTIMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12326143
|
Filing Dt:
|
12/02/2008
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
EDRAM HIERARCHICAL DIFFERENTIAL SENSE AMP
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12328358
|
Filing Dt:
|
12/04/2008
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
METHOD AND STRUCTURE FOR IMPROVING DEVICE PERFORMANCE VARIATION IN DUAL STRESS LINER TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12329236
|
Filing Dt:
|
12/05/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR DECOMPRESSION OF BLOCK COMPRESSED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12329868
|
Filing Dt:
|
12/08/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
PREDICTING WAFER FAILURE USING LEARNED PROBABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12330012
|
Filing Dt:
|
12/08/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
MEMORY DEVICE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12330292
|
Filing Dt:
|
12/08/2008
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
METHODS FOR PROTECTING GATE STACKS DURING FABRICATION OF SEMICONDUCTOR DEVICES AND SEMICONDUCTOR DEVICES FABRICATED FROM SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12330296
|
Filing Dt:
|
12/08/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METHODS FOR FABRICATING STRESSED MOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12330664
|
Filing Dt:
|
12/09/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
FAST ROUTING OF CUSTOM MACROS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12330890
|
Filing Dt:
|
12/09/2008
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
IMPLEMENTING A SERIALIZATION CONSTRUCT WITHIN AN ENVIRONMENT OF PARALLEL DATA FLOW GRAPHS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12333744
|
Filing Dt:
|
12/12/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
ENHANCED CONTROL OF CPU PARKING AND THREAD RESCHEDULING FOR MAXIMIZING THE BENEFITS OF LOW-POWER STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12334746
|
Filing Dt:
|
12/15/2008
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
FULLY AND UNIFORMLY SILICIDED GATE STRUCTURE AND METHOD FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12335575
|
Filing Dt:
|
12/16/2008
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
STABILIZATION OF VINYL ETHER MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12335761
|
Filing Dt:
|
12/16/2008
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
BRIDGE FOR SEMICONDUCTOR INTERNAL NODE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12336904
|
Filing Dt:
|
12/17/2008
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
SCANNING PROBE-BASED LITHOGRAPHY METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12336922
|
Filing Dt:
|
12/17/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
METHOD FOR USING A TOPCOAT COMPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12337004
|
Filing Dt:
|
12/17/2008
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
Title:
|
TOPCOAT COMPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12337061
|
Filing Dt:
|
12/17/2008
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
IDENTIFYING PARASITIC DIODE(S) IN AN INTEGRATED CIRCUIT PHYSICAL DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12338092
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
MICROJET MODULE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12341079
|
Filing Dt:
|
12/22/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
IMPLEMENTING POWER SAVINGS IN HSS CLOCK-GATING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12342194
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
BAND EDGE ENGINEERED VT OFFSET DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12342228
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
DESIGN STRUCTURE AND METHOD FOR AN ELECTROSTATIC DISCHARGE (ESD) SILICON CONTROLLED RECTIFIER (SCR) STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12342335
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
BIAS VOLTAGE GENERATION CIRCUIT FOR AN SOI RADIO FREQUENCY SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12342353
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
IC LAYOUT OPTIMIZATION TO IMPROVE YIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12342430
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
METHOD FOR FORMING THIN FILM RESISTOR AND TERMINAL BOND PAD SIMULTANEOUSLY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
12342488
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
SOI RADIO FREQUENCY SWITCH FOR REDUCING HIGH FREQUENCY HARMONICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12342527
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
SOI RADIO FREQUENCY SWITCH WITH ENHANCED SIGNAL FIDELITY AND ELECTRICAL ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12342609
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
DEEP TRENCH VARACTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
12342655
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
PROCESS FOR FABRICATION OF FINFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12343528
|
Filing Dt:
|
12/24/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
BONDED SEMICONDUCTOR SUBSTRATE INCLUDING A COOLING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12343686
|
Filing Dt:
|
12/24/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT CHIP DESIGN FLOW METHODOLOGY INCLUDING INSERTION OF ON-CHIP OR SCRIBE LINE WIRELESS PROCESS MONITORING AND FEEDBACK CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
12344052
|
Filing Dt:
|
12/24/2008
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
Title:
|
Run-Time Characterization of On-Demand Analytical Model Accuracy
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12344095
|
Filing Dt:
|
12/24/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD AND MANUFACTURE OF SILICON BASED PACKAGE AND DEVICES MANUFACTURED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12344697
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
VERTICAL METAL-INSULATOR-METAL (MIM) CAPACITOR USING GATE STACK, GATE SPACER AND CONTACT VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
12344711
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
Structures and Methods for Improving Solder Bump Connections in Semiconductor Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12344724
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
EXTRACTING CONSISTENT COMPACT MODEL PARAMETERS FOR RELATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12344725
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
RANDOM PERSONALIZATION OF CHIPS DURING FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12344774
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
STRUCTURES AND METHODS FOR IMPROVING SOLDER BUMP CONNECTIONS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12344802
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
STRUCTURES AND METHODS FOR IMPROVING SOLDER BUMP CONNECTIONS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12344838
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
ELECTROMIGRATION RESISTANT VIA-TO-LINE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12347947
|
Filing Dt:
|
12/31/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
DESIGN STRUCTURE FOR AN APPARATUS FOR MONITORING AND CONTROLLING HEAT GENERATION IN A MULTI-CORE PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12348070
|
Filing Dt:
|
01/02/2009
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHOD FOR COMPUTING THE SENSISTIVITY OF A VLSI DESIGN TO BOTH RANDOM AND SYSTEMATIC DEFECTS USING A CRITICAL AREA ANALYSIS TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12348163
|
Filing Dt:
|
01/02/2009
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
REFLECTIVE PHASE SHIFTER AND METHOD OF PHASE SHIFTING USING A HYBRID COUPLER WITH VERTICAL COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12348344
|
Filing Dt:
|
01/05/2009
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE AND SYSTEM FOR FABRICATING AN INTEGRATED CIRCUIT CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12348380
|
Filing Dt:
|
01/05/2009
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
METHOD FOR OPTIMIZING OF PIPELINE STRUCTURE PLACEMENT
|
|