|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09406169
|
Filing Dt:
|
09/23/1999
|
|
Title:
|
METHOD FOR FORMING SOI FILM BY LASER ANNEALING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09406451
|
Filing Dt:
|
09/27/1999
|
|
Title:
|
HIGH-SPEED LATERAL BIPOLAR DEVICE IN SOI PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09408241
|
Filing Dt:
|
09/29/1999
|
|
Title:
|
USE OF CONTAMINATION-FREE MANUFACTURING DATA IN FAULT DETECTION AND CLASSIFICATION AS WELL AS IN RUN-TO-CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09408349
|
Filing Dt:
|
09/29/1999
|
|
Title:
|
FOUR F-SQUARED GAPLESS DUAL LAYER BITLINE DRAM ARRAY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09408881
|
Filing Dt:
|
09/29/1999
|
|
Title:
|
SUSBTRATE REMOVAL AS A FUNCTION OF RESISTANCE AT THE BACK SIDE OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
09408916
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
METHOD, SYSTEM AND PROGRAM PRODUCTS FOR OPERATIONALLY MIGRATING A CLUSTER THROUGH EMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
09409151
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
METHODS AND APPARATUS FOR PERFORMANCE MANAGEMENT USING SELF-ADJUSTING MODEL-BASED POLICIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09409243
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
OPTIMIZATION OF CHEMICAL MECHANICAL PROCESS BY DETECTION OF OXIDE/NITRIDE INTERFACE USING CLD SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09409244
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
DUAL ETCH STOP/DIFFUSION BARRIER FOR DAMASCENE INTERCONNECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09409974
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
PICOSECOND IMAGING CIRCUIT ANALYSIS PROBE AND SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09410265
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
OPTIMIZATION OF CMP PROCESS BY DETECTION OF OXIDE/NITRIDE INTERFACE USING IR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09410526
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
MARK PROTECTION SCHEME WITH NO MASKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09410852
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
COMPUTER SYSTEM IMPLEMENTING FLUSH OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09411170
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
USE OF BIASED HIGH THRESHOLD VOLTAGE TRANSISTOR TO ELIMINATE STANDBY CURRENT IN LOW VOLTAGE INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09412215
|
Filing Dt:
|
10/05/1999
|
|
Title:
|
CONTROLLING AN ETCHING PROCESS OF MULTIPLE LAYERS BASED UPON THICKNESS RATIO OF THE DIELECTRIC LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09412216
|
Filing Dt:
|
10/05/1999
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING PHOTOLITHOGRAPHY PARAMETERS BASED ON PHOTORESIST IMAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
09413821
|
Filing Dt:
|
10/07/1999
|
|
Title:
|
AUTOMATIC OUTPUT DRIVE LEVEL CONTROL IN HOME NETWORKING TRANSCEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09415132
|
Filing Dt:
|
10/08/1999
|
|
Title:
|
FULLY ASSOCIATIVE TRANSLATION LOOKASIDE BUFFER (TLB) INCLUDING A LEAST RECENTLY USED (LRU) STACK AND IMPLEMENTING AN LRU REPLACEMENT STRATEGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09415427
|
Filing Dt:
|
10/08/1999
|
|
Title:
|
HOME-APPLIANCE NETWORK WITH NODES IDENTIFIED BY DIRECT-SEQUENCE SPREADING CODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09415642
|
Filing Dt:
|
10/12/1999
|
|
Title:
|
METHOD OF DETECTING ELECTROMAGNETIC RADIATION WITH BANDGAP ENGINEERED ACTIVE PIXEL CELL DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09415892
|
Filing Dt:
|
10/08/1999
|
|
Title:
|
USER-PRIORITIZED CACHE REPLACEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09416071
|
Filing Dt:
|
10/12/1999
|
|
Title:
|
METHOD AND APPARATUS FOR HIERARCHICAL STORAGE OF DATA FOR EFFICIENT ARCHIVING AND RETRIEVAL OF DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09416275
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
PREDICTOR MISS DECODER UPDATING LINE PREDICTOR STORING INSTRUCTION FETCH ADDRESS AND ALIGNMENT INFORMATION UPON INSTRUCTION DECODE TERMINATION CONDITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09416383
|
Filing Dt:
|
10/12/1999
|
|
Title:
|
ELECTROLESS PLATED SEMICONDUCTOR VIAS AND CHANNELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09417839
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
METHOD OF FORMING COBALT SILICIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09417840
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
METHOD OF FORMING A LOCAL INTERCONNECT WITH IMPROVED ETCH SELECTIVITY OF SILICON DIOXIDE/SILICIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09417842
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
METHOD OF FORMING A LOCAL INTERCONNECT WITH IMPROVED ETCH SELECTIVITY OF SILICON DIOXIDE/SILICIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09418011
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
BISTABLE MICROMECHANICAL SWITCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09418197
|
Filing Dt:
|
10/13/1999
|
|
Title:
|
METHOD FOR PLATING COPPER CONDUCTORS AND DEVICES FORMED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09418276
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
METHOD FOR EFFECTIVE FABRICATION OF A FIELD EFFECT TRANSISTOR WITH ELEVATED DRAIN AND SOURCE CONTACT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09418407
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
FORMING A REMOVABLE SPACER OF UNIFORM WIDTH ON SIDEWALLS OF A GATE OF A FIELD EFFECT TRANSISTOR DURING A DIFFERENTIAL RAPID THERMAL ANNEAL PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09419832
|
Filing Dt:
|
10/14/1999
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
|
Title:
|
TRAINING LINE PREDICTOR FOR BRANCH TARGETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09420972
|
Filing Dt:
|
10/20/1999
|
|
Title:
|
FIELD EFFECT TRANSISTOR WITH NON-FLOATING BODY AND METHOD FOR FORMING SAME ON A BULK SILICON WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09421105
|
Filing Dt:
|
10/19/1999
|
|
Title:
|
SECTOR WRITE PROTECT CAMS FOR A SIMULTANEOUS OPERATION FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09421305
|
Filing Dt:
|
10/20/1999
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
|
Title:
|
FIELD EFFECT TRANSISTOR WITH NON-FLOATING BODY AND METHOD FOR FORMING SAME ON A BULK SILICON WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09421639
|
Filing Dt:
|
10/20/1999
|
|
Title:
|
METHOD OF FORMATION OF PSEUDO-SOI STRUCTURES WITH DIRECT CONTACT OF TRANSISTOR BODY TO THE SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09421910
|
Filing Dt:
|
10/20/1999
|
|
Title:
|
METHOD AND APPARATUS FOR COOLING A SILICON ON INSULATOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09422260
|
Filing Dt:
|
10/21/1999
|
|
Title:
|
APPARATUS AND METHOD FOR IMPLEMENTING A HOME NETWORK USING CUSTOMER-PREMISES POWER LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09422367
|
Filing Dt:
|
10/21/1999
|
|
Title:
|
METHOD AND APPARATUS FOR PROCESS INDEPENDENT CLOCK SIGNAL DISTRIBUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09422591
|
Filing Dt:
|
10/21/1999
|
|
Title:
|
DYNAMIC WIEGHTED ROUND ROBIN QUEUING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09422592
|
Filing Dt:
|
10/21/1999
|
|
Title:
|
METHODOLOGY FOR MITIGATING FORMATION OF T-TOPS IN PHOTORESIST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09426208
|
Filing Dt:
|
10/25/1999
|
|
Title:
|
METHOD FOR FILLING TRENCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09426304
|
Filing Dt:
|
10/25/1999
|
|
Title:
|
USE OF A RAPID THERMAL ANNEAL PROCESS TO CONTROL DRIVE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09426339
|
Filing Dt:
|
10/25/1999
|
|
Title:
|
HEAT REMOVAL FROM SOI DEVICES BY USING METAL SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09426754
|
Filing Dt:
|
10/26/1999
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
|
Title:
|
SELF-ALIGNED TRENCH CAPACITOR CAPPING PROCESS FOR HIGH DENSITY DRAM CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09426911
|
Filing Dt:
|
10/26/1999
|
|
Title:
|
METHOD TO FORM NARROW STRUCTURES USING DOUBLE-DAMASCENE PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09427134
|
Filing Dt:
|
10/25/1999
|
|
Title:
|
SELECTIVE THINNING OF BARRIER OXIDE THROUGH MASKED SIMOX IMPLANT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09427135
|
Filing Dt:
|
10/25/1999
|
|
Title:
|
THROUGH WAFER BACKSIDE CONTACT TO IMPROVE SOI HEAT DISSIPATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09427136
|
Filing Dt:
|
10/25/1999
|
|
Title:
|
BIPOLAR JUNCTION TRANSISTOR WITH TUNNELING CURRENT THROUGH THE GATE OF A FIELD EFFECT TRANSISTOR AS BASE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09427506
|
Filing Dt:
|
10/26/1999
|
|
Title:
|
DOUBLE POLYSILICON PROCESS FOR PROVIDING SINGLE CHIP HIGH PERFORMANCE LOGIC AND COMPACT EMBEDDED MEMORY STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09427861
|
Filing Dt:
|
10/27/1999
|
|
Title:
|
PLASMA TREATMENT FOR POLYMER REMOVAL AFTER VIA ETCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09428601
|
Filing Dt:
|
10/27/1999
|
|
Title:
|
SPOT-TO-SPOT STITCHING IN ELECTRON BEAM LITHOGRAPHY UTILIZING SQUARE APERTURE WITH SERRATED EDGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09428614
|
Filing Dt:
|
10/27/1999
|
|
Title:
|
SYSTEM AND METHOD FOR TRANSPARENT HANDLING OF EXTENDED REGISTER STATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09428633
|
Filing Dt:
|
10/27/1999
|
|
Title:
|
SYSTEM AND METHOD FOR INITIATING AN OPERATING FREQUENCY USING DUAL-USE PINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09428639
|
Filing Dt:
|
10/27/1999
|
|
Title:
|
CONTROL OF HYSTERESIS CHARACTERISTIC WITHIN A CMOS DIFFERENTIAL RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09428734
|
Filing Dt:
|
10/28/1999
|
|
Title:
|
MAGNETIC SENSORS HAVING ANTIFERROMAGNETICALLY EXCHANGE-COUPLED LAYERS FOR LONGITUDINAL BIASING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09429154
|
Filing Dt:
|
10/28/1999
|
|
Title:
|
ELECTRONIC PACKAGE WITH BONDED STRUCTURE AND METHOD OF MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09429256
|
Filing Dt:
|
10/29/1999
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
PROCESS FOR SCREENING FEATURES ON AN ELECTRONIC SUBSTRATE WITH A LOW VISCOSITY PASTE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09429994
|
Filing Dt:
|
10/29/1999
|
|
Title:
|
ACTIVE CONTROL OF TEMPERATURE IN SCANNING PROBE LITHOGRAPHY AND MASKLESS LITHOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09430120
|
Filing Dt:
|
10/29/1999
|
|
Title:
|
ALTERNATE FAULT HANDLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09430335
|
Filing Dt:
|
10/29/1999
|
|
Title:
|
METHOD AND SYSTEM FOR REDUCING ARC LAYER REMOVAL BY CONDENSING THE ARC LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09430475
|
Filing Dt:
|
10/29/1999
|
|
Title:
|
METHOD ANDAPPARATUS FOR INTEGRATION OF REAL-TIME TOOL DATA AND IN-LINE METROLOGY FOR FAULT DETECTION IN AN ADVANCED PROCESS CONTROL (APC) FRAMEWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09430522
|
Filing Dt:
|
10/29/1999
|
|
Title:
|
METHOD FOR IDENTIFYING AND CORRECTING ERROR IN A CENTRAL PROCESSING UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09430752
|
Filing Dt:
|
10/29/1999
|
|
Title:
|
APPARATUS AND METHOD FOR STORING MIN TERMS IN A NETWORK SWITCH PORT MEMORY FOR IDENTIFYING DATA PACKET TYPES IN A REAL TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09430766
|
Filing Dt:
|
10/29/1999
|
|
Title:
|
SCALED INTERCONNECT ANODIZATION FOR HIGH FREQUENCY APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09430807
|
Filing Dt:
|
10/29/1999
|
|
Title:
|
CHARGE PUMP SYSTEM HAVING MULTIPLE CHARGING RATES AND CORRESPONDING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09430901
|
Filing Dt:
|
11/01/1999
|
|
Title:
|
TUNEABLE FERROELECTRIC DECOUPLING CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09431358
|
Filing Dt:
|
11/01/1999
|
|
Title:
|
METHOD AND MECHANISM FOR SPECULATIVELY EXECUTING THREADS OF INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09431516
|
Filing Dt:
|
11/01/1999
|
|
Title:
|
TIME RAMPED METHOD FOR PLATING OF HIGH ASPECT RATIO SEMICONDUCTOR VIAS AND CHANNELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09433611
|
Filing Dt:
|
11/02/1999
|
|
Title:
|
TESTABILITY ARCHITECTURE FOR MODULARIZED INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
09434365
|
Filing Dt:
|
11/05/1999
|
|
Title:
|
METHOD FOR IMPROVING PERFORMANCE OF ORGANIC SEMICONDUCTORS IN BOTTOM ELECTRODE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09435172
|
Filing Dt:
|
11/05/1999
|
|
Title:
|
RADIO FREQUENCY (RF) TRANSPONDER (TAG) WITH COMPOSITE ANTENNA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09436166
|
Filing Dt:
|
11/09/1999
|
|
Title:
|
LOW NOISE, HIGH FREQUENCY SOLID STATE DIODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09437844
|
Filing Dt:
|
11/10/1999
|
|
Title:
|
AUTOMATED PROGRAMMABLE PROCESS AND METHOD FOR THE IMPROVEMENT OF ELECTRICAL DIGITAL SIGNAL TRANSITION RATES IN A VLSI DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09438633
|
Filing Dt:
|
11/12/1999
|
|
Title:
|
INFORMATION PROCESSING MINIATURE DEVICES WITH EMBEDDED PROJECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09439787
|
Filing Dt:
|
11/12/1999
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR PROGRAMMABLE ACTIVE TERMINATION OF INPUT/OUTPUT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09441632
|
Filing Dt:
|
11/16/1999
|
|
Title:
|
INSTRUCTION DECODE UNIT PRODUCING INSTRUCTION OPERAND INFORMATION IN THE ORDER IN WHICH THE OPERANDS ARE IDENTIFIED, AND SYSTEMS INCLUDING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09441730
|
Filing Dt:
|
11/16/1999
|
|
Title:
|
ELECTRONIC DEVICES WITH DIELECTRIC COMPOSITIONS AND METHOD FOR THEIR MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09442209
|
Filing Dt:
|
11/16/1999
|
|
Title:
|
MERGING NARROW REGISTER FOR RESOLUTION OF DATA DEPENDENCIES WHEN UPDATING A PORTION OF A REGISTER IN A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
09443376
|
Filing Dt:
|
11/19/1999
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
|
Title:
|
SURFACE TREATMENT OF LOW-K SIOF TO PREVENT METAL INTERACTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09449886
|
Filing Dt:
|
11/30/1999
|
|
Title:
|
CHIP PACKAGING SYSTEM AND METHOD USING DEPOSITED DIAMOND FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09450548
|
Filing Dt:
|
11/30/1999
|
|
Title:
|
METHOD SYSTEM AND PROGRAM PRODUCTS FOR ERROR CORRECTION CODE CONVERSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09452079
|
Filing Dt:
|
11/30/1999
|
|
Title:
|
GENERATING SPECIAL UNCORRECTABLE ERROR CODES FOR FAILURE ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09453124
|
Filing Dt:
|
12/02/1999
|
|
Title:
|
WARPAGE COMPENSATING HEAT SPREADER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09454563
|
Filing Dt:
|
12/07/1999
|
|
Title:
|
SILSESQUIOXANE POLYMERS, METHOD OF SYNTHESIS, PHOTORESIST COMPOSITION, AND MULTILAYER LITHOGRAPHIC METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09455118
|
Filing Dt:
|
12/06/1999
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
FUSE LATCH HAVING MULTIPLEXERS WITH REDUCED SIZES AND LOWER POWER CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09455671
|
Filing Dt:
|
12/07/1999
|
|
Title:
|
LIQUID CRYSTAL DISPLAY CELL HAVING LIQUID CRYSTAL MOLECULES IN VERTICAL OR SUBSTANTIALLY VERTICAL ALIGNMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09458531
|
Filing Dt:
|
12/09/1999
|
|
Title:
|
PLANARIZED SILICON FIN DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09458877
|
Filing Dt:
|
12/10/1999
|
|
Title:
|
CONDUCTIVE LINE FEATURES FOR ENHANCED RELIABILITY OF MULTI-LAYER CERAMIC SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09461365
|
Filing Dt:
|
12/15/1999
|
|
Title:
|
REFRACTIVE OPTICAL SYSTEM THAT CONVERTS A LASER BEAM TO A COLLIMATED FLAT-TOP BEAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09461557
|
Filing Dt:
|
12/14/1999
|
|
Title:
|
COMPOSITION FOR INCREASING ACTIVITY OF A NO-CLEAN FLUX
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09464437
|
Filing Dt:
|
12/16/1999
|
|
Title:
|
METHOD AND APPARATUS FOR OPTIMIZING MEMORY PERFORMANCE WITH OPPORTUNISTIC REFRESHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09466495
|
Filing Dt:
|
12/17/1999
|
|
Title:
|
ELECTRICALLY PROGRAMMABLE ANTIFUSES AND METHODS FOR FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09467537
|
Filing Dt:
|
12/20/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN ELECTRICALLY MODULATED CONDUCTION CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09468014
|
Filing Dt:
|
12/20/1999
|
|
Title:
|
INDUCTOR AND TRANSFORMER FORMED WITH MULTI-LAYER COIL TURNS FABRICATED ON AN INTEGRATED CIRCUIT SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
09468015
|
Filing Dt:
|
12/20/1999
|
|
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION NETWORK HAVING DISTRIBUTED COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09470408
|
Filing Dt:
|
12/22/1999
|
|
Title:
|
METHOD AND APPARATUS FOR DERIVATIVE CONTROLLED PHASE LOCKED LOOP SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09471679
|
Filing Dt:
|
12/23/1999
|
|
Title:
|
NON-PLANAR SURFACE FOR SEMICONDUCTOR CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09471680
|
Filing Dt:
|
12/23/1999
|
|
Title:
|
COPPER PLATED INVAR WITH ACID PRECLEAN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09472136
|
Filing Dt:
|
12/23/1999
|
|
Title:
|
NOVEL DECOUPLING CAPACITOR METHOD AND STRUCTURE USING METAL BASED CARRIER
|
|
