|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12822021
|
Filing Dt:
|
06/23/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
PORT ENABLE SIGNAL GENERATION FOR GATING A MEMORY ARRAY DEVICE OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12822058
|
Filing Dt:
|
06/23/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
INTERNAL BYPASSING OF MEMORY ARRAY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
12822287
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
INTEGRATED CIRCUIT ARRANGEMENT FOR TEST INPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
12822426
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH ASYMMETRIC HALO IMPLANTATION AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
12822469
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
RAIM SYSTEM USING DECODING OF VIRTUAL ECC
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
12822492
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
STRUCTURE AND METHOD TO CONTROL BOTTOM CORNER THRESHOLD IN AN SOI DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12822498
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
FAILING BUS LANE DETECTION USING SYNDROME ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12822503
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
ERROR CORRECTION AND DETECTION IN A REDUNDANT MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12822507
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
Dual Loop Voltage Regulator with Bias Voltage Capacitor
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
12822508
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
ISOLATION OF FAULTY LINKS IN A TRANSMISSION MEDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12822789
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
TECHNIQUE FOR EXPOSING A PLACEHOLDER MATERIAL IN A REPLACEMENT GATE APPROACH BY MODIFYING A REMOVAL RATE OF STRESSED DIELECTRIC OVERLAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
12822964
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
HOMOGENEOUS RECOVERY IN A REDUNDANT MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
12822968
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
HETEROGENEOUS RECOVERY IN A REDUNDANT MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12823010
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
HIERARCHICAL ERROR INJECTION FOR COMPLEX RAIM/ECC DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12823163
|
Filing Dt:
|
06/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
DELTA MONOLAYER DOPANTS EPITAXY FOR EMBEDDED SOURCE/DRAIN SILICIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12823168
|
Filing Dt:
|
06/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
METHOD OF FORMING A SHALLOW TRENCH ISOLATION EMBEDDED POLYSILICON RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12823232
|
Filing Dt:
|
06/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
BUFFER-AWARE ROUTING IN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12823660
|
Filing Dt:
|
06/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
NON-INSULATING STRESSED MATERIAL LAYERS IN A CONTACT LEVEL OF SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12823728
|
Filing Dt:
|
06/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
FERRO-ELECTRIC CAPACITOR MODULES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12823798
|
Filing Dt:
|
06/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
FET WITH SELF-ALIGNED BACK GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
12823924
|
Filing Dt:
|
06/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
PLANAR PHASE-CHANGE MEMORY CELL WITH PARALLEL ELECTRICAL PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
12823984
|
Filing Dt:
|
06/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
Digital Interface for Fast, Inline, Statistical Characterization of Process, MOS Device and Circuit Variations
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12824293
|
Filing Dt:
|
06/28/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
NANOWIRE FET WITH TRAPEZOID GATE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12824337
|
Filing Dt:
|
06/28/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
DYNAMIC MODE NANO-SCALE IMAGING AND POSITION CONTROL USING DEFLECTION SIGNAL DIRECT SAMPLING OF HIGHER MODE-ACTUATED MICROCANTILEVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12824534
|
Filing Dt:
|
06/28/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
CAP LAYER REMOVAL IN A HIGH-K METAL GATE STACK BY USING AN ETCH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12825269
|
Filing Dt:
|
06/28/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
APPARATUS AND METHOD FOR EMULATION OF PROCESS VARIATION INDUCED IN SPLIT PROCESS SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
12825527
|
Filing Dt:
|
06/29/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
SCHOTTKY JUNCTION SI NANOWIRE FIELD-EFFECT BIO-SENSOR/MOLECULE DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12825791
|
Filing Dt:
|
06/29/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12826221
|
Filing Dt:
|
06/29/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
ULTRATHIN SPACER FORMATION FOR CARBON-BASED FET
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
12826958
|
Filing Dt:
|
06/30/2010
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
COMPONENT BEHAVIOR MODELING USING SEPARATE BEHAVIOR MODEL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12827693
|
Filing Dt:
|
06/30/2010
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
BALL GRID ARRAY WITH IMPROVED SINGLE-ENDED AND DIFFERENTIAL SIGNAL PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12827825
|
Filing Dt:
|
06/30/2010
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
FABRICATING A SEMICONDUCTOR CHIP WITH BACKSIDE OPTICAL VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12828238
|
Filing Dt:
|
06/30/2010
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
VARIABLE GAIN AMPLIFIER WITH REDUCED POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12828608
|
Filing Dt:
|
07/01/2010
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
CHEMICAL VAPOR DEPOSITION METHOD FOR THE INCORPORATION OF NITROGEN INTO MATERIALS INCLUDING GERMANIUM AND ANTIMONY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12830275
|
Filing Dt:
|
07/02/2010
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
MULTI-NODE CONFIGURATION OF PROCESSOR CARDS CONNECTED VIA PROCESSOR FABRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12830510
|
Filing Dt:
|
07/06/2010
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
Title:
|
METHOD OF MAKING INTEGRATED CIRCUIT CHIP UTILIZING ORIENTED CARBON NANOTUBE CONDUCTIVE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
12830514
|
Filing Dt:
|
07/06/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
PROCESS FOR FORMING A SURROUNDING GATE FOR A NANOWIRE USING A SACRIFICIAL PATTERNABLE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12830626
|
Filing Dt:
|
07/06/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
STRAINED SEMICONDUCTOR-ON-INSULATOR BY ADDITION AND REMOVAL OF ATOMS IN A SEMICONDUCTOR-ON-INSULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12831306
|
Filing Dt:
|
07/07/2010
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR PLACEMENT OF ELECTRONIC CIRCUIT COMPONENTS IN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12831656
|
Filing Dt:
|
07/07/2010
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
METHOD TO FABRICATE HIGH PERFORMANCE CARBON NANOTUBE TRANSISTOR INTEGRATED CIRCUITS BY THREE-DIMENSIONAL INTEGRATION TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12832180
|
Filing Dt:
|
07/08/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
MULTIPLE THRESHOLD VOLTAGE CELL FAMILIES BASED INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12832206
|
Filing Dt:
|
07/08/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
DESIGN-DEPENDENT INTEGRATED CIRCUIT DISPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12832224
|
Filing Dt:
|
07/08/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
SELF-ALIGNED CONTACTS IN CARBON DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12832375
|
Filing Dt:
|
07/08/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
METHOD TO EVALUATE EFFECTIVENESS OF SUBSTRATE CLEANNESS AND QUANTITY OF PIN HOLES IN AN ANTIREFLECTIVE COATING OF A SOLAR CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12832829
|
Filing Dt:
|
07/08/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
MULTI-GATE TRANSISTOR HAVING SIDEWALL CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
12833272
|
Filing Dt:
|
07/09/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
Implantless Dopant Segregation for Silicide Contacts
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
12833446
|
Filing Dt:
|
07/09/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
MAGNETIC SPIN SHIFT REGISTER MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12835764
|
Filing Dt:
|
07/14/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
SECURE ANTI-FUSE WITH LOW VOLTAGE PROGRAMMING THROUGH LOCALIZED DIFFUSION HEATING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
12835780
|
Filing Dt:
|
07/14/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
SPECIFYING CIRCUIT LEVEL CONNECTIVITY DURING CIRCUIT DESIGN SYNTHESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12835811
|
Filing Dt:
|
07/14/2010
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
HIGH DENSITY DATA STORAGE MEDIUM, METHOD AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
12835967
|
Filing Dt:
|
07/14/2010
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
INTERLAYER DIELECTRIC MATERIAL IN A SEMICONDUCTOR DEVICE COMPRISING STRESSED LAYERS WITH AN INTERMEDIATE BUFFER MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12836933
|
Filing Dt:
|
07/15/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
SYNCHRONOUS RECTIFIER GATE DRIVE TIMING TO COMPENSATE FOR TRANSFORMER LEAKAGE INDUCTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
12837119
|
Filing Dt:
|
07/15/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
ULTRA-SENSITIVE DETECTION TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
12837148
|
Filing Dt:
|
07/15/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
COMPOSITE MEMBRANE WITH MULTI-LAYERED ACTIVE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12838147
|
Filing Dt:
|
07/16/2010
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
METHOD FOR REDUCING AMINE BASED CONTAMINANTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12838515
|
Filing Dt:
|
07/19/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
METHOD OF FABRICATING ISOLATED CAPACITORS AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
12838597
|
Filing Dt:
|
07/19/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
TECHNIQUES FOR FORMING NARROW COPPER FILLED VIAS HAVING IMPROVED CONDUCTIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12838810
|
Filing Dt:
|
07/19/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
LEAKAGE CONTROL IN FIELD EFFECT TRANSISTORS BASED ON AN IMPLANTATION SPECIES INTRODUCED LOCALLY AT THE STI EDGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12838844
|
Filing Dt:
|
07/19/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
FORMATION METHOD AND STRUCTURE FOR A WELL-CONTROLLED METALLIC SOURCE/DRAIN SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
12838850
|
Filing Dt:
|
07/19/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
FUSE STRUCTURE HAVING CRACK STOP VOID, METHOD FOR FORMING AND PROGRAMMING SAME, AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12839026
|
Filing Dt:
|
07/19/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE INCLUDING A STRESS BUFFER MATERIAL FORMED ABOVE A LOW-K METALLIZATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12839451
|
Filing Dt:
|
07/20/2010
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
ELECTRONICALLY SCANNABLE MULTIPLEXING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12839455
|
Filing Dt:
|
07/20/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
METHOD OF MANUFACTURING A CMOS DEVICE INCLUDING MOLECULAR STORAGE ELEMENTS IN A VIA LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12839528
|
Filing Dt:
|
07/20/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE (ESD) PROTECTION FOR ELECTRONIC DEVICES USING WIRE-BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12839777
|
Filing Dt:
|
07/20/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
MILLIMETER-WAVE ON-CHIP SWITCH EMPLOYING FREQUENCY-DEPENDENT INDUCTANCE FOR CANCELLATION OF OFF-STATE CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12839870
|
Filing Dt:
|
07/20/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
COMPRESSED REPLAY BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12840688
|
Filing Dt:
|
07/21/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METAL-CONTAMINATION-FREE THROUGH-SUBSTRATE VIA STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
12840689
|
Filing Dt:
|
07/21/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHOD AND STRUCTURE FOR BALANCING POWER AND PERFORMANCE USING FLUORINE AND NITROGEN DOPED SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12840791
|
Filing Dt:
|
07/21/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
SCHOTTKY BARRIER DIODE WITH PERIMETER CAPACITANCE WELL JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12841359
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
INTERCONNECT STRUCTURES WITH PATTERNABLE LOW-K DIELECTRICS AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
12841384
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
IMPLEMENTING TIMING PESSIMISM REDUCTION FOR PARALLEL CLOCK TREES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12841403
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
IMPLEMENTING FORWARD TRACING TO REDUCE PESSIMISM IN STATIC TIMING OF LOGIC BLOCKS LAID OUT IN PARALLEL STRUCTURES ON AN INTEGRATED CIRCUIT CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12841408
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
STRUCTURE AND METHOD FOR STRESS LATCHING IN NON-PLANAR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
12841750
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHODS FOR IMPROVED ADHESION OF PROTECTIVE LAYERS OF IMAGER MICROLENS STRUCTURES BY FORMING AN INTERFACIAL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
12842146
|
Filing Dt:
|
07/23/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR (SOI) STRUCTURE WITH SELECTIVELY PLACED SUB-INSULATOR LAYER VOID(S) AND METHOD OF FORMING THE SOI STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12842158
|
Filing Dt:
|
07/23/2010
|
Publication #:
|
|
Pub Dt:
|
11/18/2010
| | | | |
Title:
|
OPTOELECTRONIC MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12842439
|
Filing Dt:
|
07/23/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
FORMATION OF A CHANNEL SEMICONDUCTOR ALLOY BY DEPOSITING A HARD MASK FOR THE SELECTIVE EPITAXIAL GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
12842548
|
Filing Dt:
|
07/23/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
INCREASED DENSITY OF LOW-K DIELECTRIC MATERIALS IN SEMICONDUCTOR DEVICES BY APPLYING A UV TREATMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12843228
|
Filing Dt:
|
07/26/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
STRUCTURE AND METHOD TO FORM NANOPORE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12844135
|
Filing Dt:
|
07/27/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
USING HIGH-K DIELECTRICS AS HIGHLY SELECTIVE ETCH STOP MATERIALS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12844263
|
Filing Dt:
|
07/27/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
THREE-DIMENSIONAL SEMICONDUCTOR DEVICE COMPRISING AN INTER-DIE CONNECTION ON THE BASIS OF FUNCTIONAL MOLECULES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12844339
|
Filing Dt:
|
07/27/2010
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
TRANSITIONING DIGITAL INTEGRATED CIRCUIT FROM STANDBY MODE TO ACTIVE MODE VIA BACKGATE CHARGE TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12845390
|
Filing Dt:
|
07/28/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
HIGH FREQUENCY QUADRATURE PLL CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12845966
|
Filing Dt:
|
07/29/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
DRIVE STRENGTH CONTROL OF PHASE ROTATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12847208
|
Filing Dt:
|
07/30/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
SOI TRENCH DRAM STRUCTURE WITH BACKSIDE STRAP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12848558
|
Filing Dt:
|
08/02/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
METHOD, APPARATUS, AND DESIGN STRUCTURE FOR SILICON-ON-INSULATOR HIGH-BANDWIDTH CIRCUITRY WITH REDUCED CHARGE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12848582
|
Filing Dt:
|
08/02/2010
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
NANOWIRE MESH DEVICE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12848644
|
Filing Dt:
|
08/02/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
MAINTAINING INTEGRITY OF A HIGH-K GATE STACK BY PASSIVATION USING AN OXYGEN PLASMA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12848741
|
Filing Dt:
|
08/02/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
WORK FUNCTION ADJUSTMENT IN HIGH-K GATE STACKS INCLUDING GATE DIELECTRICS OF DIFFERENT THICKNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12849086
|
Filing Dt:
|
08/03/2010
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
PASSIVE COMPONENTS IN THE BACK END OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12849171
|
Filing Dt:
|
08/03/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
FRACTURING CONTINUOUS PHOTOLITHOGRAPHY MASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12849743
|
Filing Dt:
|
08/03/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
EFFICIENT REWRITE TECHNIQUE FOR TAPE DRIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12849966
|
Filing Dt:
|
08/04/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
COMPOSITIONALLY-GRADED BAND GAP HETEROJUNCTION SOLAR CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12849973
|
Filing Dt:
|
08/04/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
CONSTRAINT PROGRAMMING BASED METHOD FOR BUS-AWARE MACRO-BLOCK PIN PLACEMENT IN A HIERARCHICAL INTEGRATED CIRCUIT LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12851232
|
Filing Dt:
|
08/05/2010
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
VERTICAL FIELD EFFECT TRANSISTOR ARRAYS INCLUDING GATE ELECTRODES ANNULARLY SURROUNDING SEMICONDUCTOR PILLARS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12851814
|
Filing Dt:
|
08/06/2010
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
STRUCTURE FOR SYMMETRICAL CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12853278
|
Filing Dt:
|
08/09/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
MULTI COMPONENT DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12853318
|
Filing Dt:
|
08/10/2010
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
SATISFIABILITY (SAT) BASED BOUNDED MODEL CHECKERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12853354
|
Filing Dt:
|
08/10/2010
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
METHODS TO MITIGATE PLASMA DAMAGE IN ORGANOSILICATE DIELECTRICS USING A PROTECTIVE SIDEWALL SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
12853532
|
Filing Dt:
|
08/10/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
LOW HARMONIC RF SWITCH IN SOI
|
|