|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12892160
|
Filing Dt:
|
09/28/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
SRAM HAVING WORDLINE UP-LEVEL VOLTAGE ADJUSTABLE TO ASSIST BITCELL STABILITY AND DESIGN STRUCTURE FOR SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
12892191
|
Filing Dt:
|
09/28/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
METHODS AND SYSTEMS FOR ADJUSTING WORDLINE UP-LEVEL VOLTAGE TO IMPROVE PRODUCTION YIELD RELATIVE TO SRAM-CELL STABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12892950
|
Filing Dt:
|
09/29/2010
|
Title:
|
STRAINED THIN BODY SEMICONDUCTOR-ON-INSULATOR SUBSTRATE AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12893051
|
Filing Dt:
|
09/29/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
SUPERIOR FILL CONDITIONS IN A REPLACEMENT GATE APPROACH BY CORNER ROUNDING PRIOR TO COMPLETELY REMOVING A PLACEHOLDER MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12893102
|
Filing Dt:
|
09/29/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
SUPERIOR FILL CONDITIONS IN A REPLACEMENT GATE APPROACH BY PERFORMING A POLISHING PROCESS BASED ON A SACRIFICIAL FILL MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
12893329
|
Filing Dt:
|
09/29/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
OPTICAL SIGNAL TRANSFER IN A SEMICONDUCTOR DEVICE BY USING MONOLITHIC OPTO-ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12893808
|
Filing Dt:
|
09/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
STRAIN ENHANCEMENT IN TRANSISTORS COMPRISING AN EMBEDDED STRAIN-INDUCING SEMICONDUCTOR ALLOY BY CORNER ROUNDING AT THE TOP OF THE GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12894231
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
CREATION OF LEAD-FREE SOLDER JOINT WITH INTERMETALLICS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12894286
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR EFFICIENT MODELING OF NPSKEW EFFECTS ON STATIC TIMING TESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
12894469
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
METHOD FOR MAKING SEMICONDUCTOR DEVICE COMPRISING REPLACEMENT GATE ELECTRODE STRUCTURES WITH AN ENHANCED DIFFUSION BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12894484
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
INCREASING RELIABILITY OF COPPER-BASED METALLIZATION STRUCTURES IN A MICROSTRUCTURE DEVICE BY USING ALUMINUM NITRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12894579
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
TRANSISTOR INCLUDING A HIGH-K METAL GATE ELECTRODE STRUCTURE FORMED PRIOR TO DRAIN/SOURCE REGIONS ON THE BASIS OF A SACRIFICIAL CARBON SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12894648
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
FABRICATING VIAS OF DIFFERENT SIZE OF A SEMICONDUCTOR DEVICE BY SPLITTING THE VIA PATTERNING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12894985
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
CORNER ROUNDING IN A REPLACEMENT GATE APPROACH BASED ON A SACRIFICIAL FILL MATERIAL APPLIED PRIOR TO WORK FUNCTION METAL DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
12895043
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
CROSSBAR ARRAY MEMORY ELEMENTS AND RELATED READ METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12897021
|
Filing Dt:
|
10/04/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
SEMICONDUCTOR LAYER FORMING METHOD AND STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
12897230
|
Filing Dt:
|
10/04/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
ISOLATION STRUCTURES FOR GLOBAL SHUTTER IMAGER PIXEL, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
12897295
|
Filing Dt:
|
10/04/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
PIXEL SENSOR CELL WITH HOLD NODE FOR LEAKAGE CANCELLATION AND METHODS OF MANUFACTURE AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12897964
|
Filing Dt:
|
10/05/2010
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
PHASED ARRAY MILLIMETER WAVE IMAGING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12897983
|
Filing Dt:
|
10/05/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
STRUCTURE, DESIGN STRUCTURE AND PROCESS FOR INCREASING MAGNITUDE OF DEVICE THRESHOLD VOLTAGE FOR LOW POWER APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12898822
|
Filing Dt:
|
10/06/2010
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
ENHANCED ADHESION OF PECVD CARBON ON DIELECTRIC MATERIALS BY PROVIDING AN ADHESION INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
12898924
|
Filing Dt:
|
10/06/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
DATA SECURITY FOR DYNAMIC RANDOM ACCESS MEMORY USING BODY BIAS TO CLEAR DATA AT POWER-UP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12898958
|
Filing Dt:
|
10/06/2010
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
STRAIN ENGINEERING IN THREE-DIMENSIONAL TRANSISTORS BASED ON GLOBALLY STRAINED SEMICONDUCTOR BASE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12899333
|
Filing Dt:
|
10/06/2010
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
TRANSISTOR INCLUDING A HIGH-K METAL GATE ELECTRODE STRUCTURE FORMED ON THE BASIS OF A SIMPLIFIED SPACER REGIME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12899638
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
TECHNIQUE TO CREATE A BURIED PLATE IN EMBEDDED DYNAMIC RANDOM ACCESS MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12899676
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
PERFORMANCE ENHANCEMENT IN TRANSISTORS COMPRISING HIGH-K METAL GATE STACK BY AN EARLY EXTENSION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
12899691
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
ENGINEERING MULTIPLE THRESHOLD VOLTAGES IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12899868
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
SELF HEATING MONITOR FOR SIGE AND SOI CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12899979
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
SHARED RESOURCES IN A CHIP MULTIPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
12901079
|
Filing Dt:
|
10/08/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
HEATER AND MEMORY CELL, MEMORY DEVICE AND RECORDING HEAD INCLUDING THE HEATER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12901148
|
Filing Dt:
|
10/08/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
LITHOGRAPHY FOR PRINTING CONSTANT LINE WIDTH FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
12901733
|
Filing Dt:
|
10/11/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
SELF ALIGNED DEVICE WITH ENHANCED STRESS AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12902343
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
IMPLEMENTING ROUTING FIRST FOR RAPID PROTOTYPING AND IMPROVED WIRING OF HETEROGENEOUS HIERARCHICAL INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12902624
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
STRESS MEMORIZATION PROCESS IMPROVEMENT FOR IMPROVED TECHNOLOGY PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12902793
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
DEVICES WITH GATE-TO-GATE ISOLATION STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12902944
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
SHARED GATE FOR CONVENTIONAL PLANAR DEVICE AND HORIZONTAL CNT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12903695
|
Filing Dt:
|
10/13/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
MULTI-WRITE ENDURANCE AND ERROR CONTROL CODING OF NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12904346
|
Filing Dt:
|
10/14/2010
|
Title:
|
SURFACE CLEANING USING SACRIFICIAL GETTER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12904348
|
Filing Dt:
|
10/14/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
METHOD FOR SIMULTANEOUSLY FORMING A THROUGH SILICON VIA AND A DEEP TRENCH STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12904435
|
Filing Dt:
|
10/14/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
VERTICAL SILICIDE E-FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12904597
|
Filing Dt:
|
10/14/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
METHOD TO ELECTRODEPOSIT NICKEL ON SILICON FOR FORMING CONTROLLABLE NICKEL SILICIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
12905158
|
Filing Dt:
|
10/15/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
Method and Structure for pFET Junction Profile With SiGe Channel
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12905383
|
Filing Dt:
|
10/15/2010
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
PERFORMANCE ENHANCEMENT IN PFET TRANSISTORS COMPRISING HIGH-K METAL GATE STACK BY INCREASING DOPANT CONFINEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12905440
|
Filing Dt:
|
10/15/2010
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
HIGH-K METAL GATE ELECTRODE STRUCTURES FORMED BY SEPARATE REMOVAL OF PLACEHOLDER MATERIALS USING A MASKING REGIME PRIOR TO GATE PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12905501
|
Filing Dt:
|
10/15/2010
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
WORK FUNCTION ADJUSTMENT IN HIGH-K GATE STACKS FOR DEVICES OF DIFFERENT THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12905619
|
Filing Dt:
|
10/15/2010
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
ENHANCING INTERFACE CHARACTERISTICS BETWEEN A CHANNEL SEMICONDUCTOR ALLOY AND A GATE DIELECTRIC BY AN OXIDATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12905711
|
Filing Dt:
|
10/15/2010
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
PREDOPED SEMICONDUCTOR MATERIAL FOR A HIGH-K METAL GATE ELECTRODE STRUCTURE OF P- AND N-CHANNEL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12905805
|
Filing Dt:
|
10/15/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE FABRICATION METHOD FOR IMPROVED ISOLATION REGIONS AND DEFECT-FREE ACTIVE SEMICONDUCTOR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12906690
|
Filing Dt:
|
10/18/2010
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
NEGATIVE THERMAL EXPANSION SYSTEM (NTES) DEVICE FOR TCE COMPENSATION IN ELASTOMER COMPOSITES AND CONDUCTIVE ELASTOMER INTERCONNECTS IN MICROELECTRONIC PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12906697
|
Filing Dt:
|
10/18/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
EMBEDDED VERTICAL OPTICAL GRATING FOR HETEROGENEOUS INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12906707
|
Filing Dt:
|
10/18/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
METHODOLOGY ON DEVELOPING METAL FILL AS LIBRARY DEVICE AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12907105
|
Filing Dt:
|
10/19/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
LOW TRIGGER VOLTAGE ELECTROSTATIC DISCHARGE NFET IN TRIPLE WELL CMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
12907186
|
Filing Dt:
|
10/19/2010
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
SELECTIVE DEPOSITION OF GERMANIUM SPACERS ON NITRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
12907596
|
Filing Dt:
|
10/19/2010
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
ENHANCED CONFINEMENT OF SENSITIVE MATERIALS OF A HIGH-K METAL GATE ELECTRODE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12907675
|
Filing Dt:
|
10/19/2010
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
ENHANCED INTEGRITY OF A HIGH-K METAL GATE ELECTRODE STRUCTURE BY USING A SACRIFICIAL SPACER FOR CAP REMOVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
12907731
|
Filing Dt:
|
10/19/2010
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
SEMICONDUCTOR RESISTORS FORMED AT A LOWER HEIGHT LEVEL IN A SEMICONDUCTOR DEVICE COMPRISING METAL GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12907904
|
Filing Dt:
|
10/19/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
PREVENTION AND REMEDIATION OF DAMAGE TO OPTICAL SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12908016
|
Filing Dt:
|
10/20/2010
|
Title:
|
REPLACEMENT METAL GATE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12908024
|
Filing Dt:
|
10/20/2010
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
STRUCTURE OF HIGH-K METAL GATE SEMICONDUCTOR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
12908053
|
Filing Dt:
|
10/20/2010
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
ENHANCING DEPOSITION UNIFORMITY OF A CHANNEL SEMICONDUCTOR ALLOY BY FORMING A RECESS PRIOR TO THE WELL IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
12908554
|
Filing Dt:
|
10/20/2010
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
STRUCTURES AND METHODS FOR IMPROVING SOLDER BUMP CONNECTIONS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
12909291
|
Filing Dt:
|
10/21/2010
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
HIGH-K METAL GATE ELECTRODE STRUCTURES FORMED AT DIFFERENT PROCESS STAGES OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12909325
|
Filing Dt:
|
10/21/2010
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
12910075
|
Filing Dt:
|
10/22/2010
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
STRUCTURE AND METALLIZATION PROCESS FOR ADVANCED TECHNOLOGY NODES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12910144
|
Filing Dt:
|
10/22/2010
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
REDUCING ENERGY CONSUMPTION AND OPTIMIZING WORKLOAD AND PERFORMANCE IN MULTI-TIER STORAGE SYSTEMS USING EXTENT-LEVEL DYNAMIC TIERING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12910236
|
Filing Dt:
|
10/22/2010
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
MAGNETIC MATERIALS HAVING SUPERPARAMAGNETIC PARTICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12910336
|
Filing Dt:
|
10/22/2010
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
PROVIDING SECONDARY POWER PINS IN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12910979
|
Filing Dt:
|
10/25/2010
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
CONTACT ELEMENTS OF SEMICONDUCTOR DEVICES FORMED ON THE BASIS OF A PARTIALLY APPLIED ACTIVATION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
12911327
|
Filing Dt:
|
10/25/2010
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
ON-CHIP TUNABLE TRANSMISSION LINES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12911379
|
Filing Dt:
|
10/25/2010
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
PROGRAMMABLE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12911833
|
Filing Dt:
|
10/26/2010
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
FABRICATING KESTERITE SOLAR CELLS AND PARTS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
12912819
|
Filing Dt:
|
10/27/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
STATISTICAL METHOD FOR HIERARCHICALLY ROUTING LAYOUT UTILIZING FLAT ROUTE INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12912897
|
Filing Dt:
|
10/27/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING LOCALIZED EXTREMELY THIN SILICON ON INSULATOR CHANNEL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
12912963
|
Filing Dt:
|
10/27/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
REPLACEMENT GATE MOSFET WITH A HIGH PERFORMANCE GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12914123
|
Filing Dt:
|
10/28/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
SEMICONDUCTOR ELEMENT COMPRISING A LOW VARIATION SUBSTRATE DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12914132
|
Filing Dt:
|
10/28/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
SEALED AIR GAP FOR SEMICONDUCTOR CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12914234
|
Filing Dt:
|
10/28/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE FORMED BY A REPLACEMENT GATE APPROACH BASED ON AN EARLY WORK FUNCTION METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12914367
|
Filing Dt:
|
10/28/2010
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
METHOD FOR QUANTIFYING THE MANUFACTURING COMPLEXITY OF ELECTRICAL DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12914570
|
Filing Dt:
|
10/28/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
REPLACEMENT GATE APPROACH BASED ON A REVERSE OFFSET SPACER APPLIED PRIOR TO WORK FUNCTION METAL DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
12914573
|
Filing Dt:
|
10/28/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
IMPLEMENTING ENHANCED CLOCK TREE DISTRIBUTIONS TO DECOUPLE ACROSS N-LEVEL HIERARCHICAL ENTITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12914644
|
Filing Dt:
|
10/28/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
OPTIMIZED SEMICONDUCTOR PACKAGING IN A THREE-DIMENSIONAL STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12914663
|
Filing Dt:
|
10/28/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
SOI SEMICONDUCTOR DEVICE WITH REDUCED TOPOGRAPHY ABOVE A SUBSTRATE WINDOW AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12914730
|
Filing Dt:
|
10/28/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
Thermal Power Plane for Integrated Circuits
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12915168
|
Filing Dt:
|
10/29/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
SOI SEMICONDUCTOR DEVICE COMPRISING SUBSTRATE DIODES HAVING A TOPOGRAPHY TOLERANT CONTACT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12915216
|
Filing Dt:
|
10/29/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
REDUCING CONTAMINATION IN A PROCESS FLOW OF FORMING A CHANNEL SEMICONDUCTOR ALLOY IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12915463
|
Filing Dt:
|
10/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
DAMASCENE METHOD OF FORMING A SEMICONDUCTOR STRUCTURE AND A SEMICONDUCTOR STRUCTURE WITH MULTIPLE FIN-SHAPED CHANNEL REGIONS HAVING DIFFERENT WIDTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
12915888
|
Filing Dt:
|
10/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
ANTI-BLOOMING PIXEL SENSOR CELL WITH ACTIVE NEUTRAL DENSITY FILTER, METHODS OF MANUFACTURE, AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12915923
|
Filing Dt:
|
10/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
SPLIT-LAYER DESIGN FOR DOUBLE PATTERNING LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12916864
|
Filing Dt:
|
11/01/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
LATERAL EPITAXIAL GROWN SOI IN DEEP TRENCH STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12917029
|
Filing Dt:
|
11/01/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
STRUCTURE AND DESIGN STRUCTURE FOR HIGH-Q VALUE INDUCTOR AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12917700
|
Filing Dt:
|
11/02/2010
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
TRANSISTORS COMPRISING HIGH-K METAL GATE ELECTRODE STRUCTURES AND ADAPTED CHANNEL SEMICONDUCTOR MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
12917763
|
Filing Dt:
|
11/02/2010
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
CONTACT BARS WITH REDUCED FRINGING CAPACITANCE IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12917800
|
Filing Dt:
|
11/02/2010
|
Title:
|
PROCESS FOR SELECTIVELY PATTERNING A MAGNETIC FILM STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12917870
|
Filing Dt:
|
11/02/2010
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
STRAIN MEMORIZATION IN STRAINED SOI SUBSTRATES OF SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
12938411
|
Filing Dt:
|
11/03/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
SELF-UPDATING NODE CONTROLLER FOR AN ENDPOINT IN A CLOUD COMPUTING ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
12938459
|
Filing Dt:
|
11/03/2010
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
Title:
|
FUNCTIONALIZED CARBOSILANE POLYMERS AND PHOTORESIST COMPOSITIONS CONTAINING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12938477
|
Filing Dt:
|
11/03/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
IMPLEMENTING PHYSICALLY UNCLONABLE FUNCTION (PUF) UTILIZING EDRAM MEMORY CELL CAPACITANCE VARIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
12939282
|
Filing Dt:
|
11/04/2010
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
FIELD EFFECT TRANSISTORS FOR A FLASH MEMORY COMPRISING A SELF-ALIGNED CHARGE STORAGE REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12939462
|
Filing Dt:
|
11/04/2010
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
ASYMMETRIC HETERO-STRUCTURE FET AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12939471
|
Filing Dt:
|
11/04/2010
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
ASSESSING METAL STACK INTEGRITY IN SOPHISTICATED SEMICONDUCTOR DEVICES BY MECHANICALLY STRESSING DIE CONTACTS
|
|