|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
13049933
|
Filing Dt:
|
03/17/2011
|
Title:
|
PROTECTING EXPOSED METAL GATE STRUCTURES FROM ETCHING PROCESSES IN INTEGRATED CIRCUIT MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13050052
|
Filing Dt:
|
03/17/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
STRUCTURE AND METHOD FOR IMPROVING STORAGE LATCH SUSCEPTIBILITY TO SINGLE EVENT UPSETS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13050101
|
Filing Dt:
|
03/17/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
FIN FIELD EFFECT TRANSISTOR WITH VARIABLE CHANNEL THICKNESS FOR THRESHOLD VOLTAGE TUNING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13050519
|
Filing Dt:
|
03/17/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
POLYMERIC MATERIAL, METHOD OF FORMING THE POLYMERIC MATERIAL, AND MEHTOD OF FORMING A THIN FILM USING THE POLYMERIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13051431
|
Filing Dt:
|
03/18/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
METHOD FOR RECONSTRUCTING TWO-DIMENSIONAL CHEMICAL MAPS FROM ELECTRON SPECTROSCOPY LINE SCANS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13051510
|
Filing Dt:
|
03/18/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
DAMASCENE METAL GATE AND SHIELD STRUCTURE, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13051707
|
Filing Dt:
|
03/18/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
NITRIDE GATE DIELECTRIC FOR GRAPHENE MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13052583
|
Filing Dt:
|
03/21/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
Shallow Source and Drain Architecture in an Active Region of a Semiconductor Device Having a Pronounced Surface Topography by Tilted Implantation
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13052956
|
Filing Dt:
|
03/21/2011
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD OF MANUFACTURING AN INTERCONNECT STRUCTURE FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
13052969
|
Filing Dt:
|
03/21/2011
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
TRANSISTOR DEVICE HAVING ASYMMETRIC EMBEDDED STRAIN ELEMENTS AND RELATED MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
13053138
|
Filing Dt:
|
03/21/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
COMPOSITE MEMBRANES AND METHODS OF PREPARATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13053803
|
Filing Dt:
|
03/22/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
WAFER EDGE CONDITIONING FOR THINNED WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13069411
|
Filing Dt:
|
03/23/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
LAYOUT DETERMINING FOR WIDE WIRE ON-CHIP INTERCONNECT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
13069488
|
Filing Dt:
|
03/23/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
SHRINKAGE OF CRITICAL DIMENSIONS IN A SEMICONDUCTOR DEVICE BY SELECTIVE GROWTH OF A MASK MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13069653
|
Filing Dt:
|
03/23/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
PHASE PROFILE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
13070568
|
Filing Dt:
|
03/24/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
SELF-ALIGNED DUAL DEPTH ISOLATION AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
13071894
|
Filing Dt:
|
03/25/2011
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
REWORKABLE ELECTRONIC DEVICE ASSEMBLY AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
13072023
|
Filing Dt:
|
03/25/2011
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
ANTI-FUSE DEVICE STRUCTURE AND ELECTROPLATING CIRCUIT STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13073103
|
Filing Dt:
|
03/28/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
DRAM WITH SCHOTTKY BARRIER FET AND MIM TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13073151
|
Filing Dt:
|
03/28/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
FORMING BORDERLESS CONTACT FOR TRANSISTORS IN A REPLACEMENT METAL GATE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13074854
|
Filing Dt:
|
03/29/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
SELF-ALIGNED III-V FIELD EFFECT TRANSISTOR (FET), INTEGRATED CIRCUIT (IC) CHIP WITH SELF-ALIGNED III-V FETS AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
13075271
|
Filing Dt:
|
03/30/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
DEEP TRENCH CAPACITOR FOR SOI CMOS DEVICES FOR SOFT ERROR IMMUNITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13075443
|
Filing Dt:
|
03/30/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
STRUCTURE AND PROCESS FOR METAL FILL IN REPLACEMENT METAL GATE INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
13075552
|
Filing Dt:
|
03/30/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
SOI BODY CONTACT USING E-DRAM TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13076192
|
Filing Dt:
|
03/30/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR MANUFACTURING ELECTRONIC INTEGRATED CIRCUIT CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13076781
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
TUNABLE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13076881
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
CONTROLLED ELECTROPLATED SOLDER BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13077216
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
METHOD OF PLACING A SEMICONDUCTING NANOSTRUCTURE AND SEMICONDUCTOR DEVICE INCLUDING THE SEMICONDUCTING NANOSTRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
13077765
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
MULTI-CORE FIBER OPTICAL COUPLING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13078305
|
Filing Dt:
|
04/01/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
MULTILAYERED LOW K CAP WITH CONFORMAL GAP FILL AND UV STABLE COMPRESSIVE STRESS PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13079341
|
Filing Dt:
|
04/04/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
Reduced STI Loss for Superior Surface Planarity of Embedded Stressors in Densely Packed Semiconductor Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13079492
|
Filing Dt:
|
04/04/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
MOL INSITU PT REWORK SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
13079647
|
Filing Dt:
|
04/04/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
METHODS FOR FABRICATING A PHOTOLITHOGRAPHIC MASK AND FOR FABRICATING A SEMICONDUCTOR INTEGRATED CIRCUIT USING SUCH A MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13079842
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
Dynamically Tune Power Proxy Architectures
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13080019
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
ELECTRICAL FUSE FORMED BY REPLACEMENT METAL GATE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
13080055
|
Filing Dt:
|
04/05/2011
|
Title:
|
DATA STRUCTURE FOR DESCRIBING MBIST ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13080084
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
Method of Removing High-K Dielectric Layer on Sidewalls of Gate Structure
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13080105
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
SOLDER BALL CONTACT SUSCEPTIBLE TO LOWER STRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13080326
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13080390
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
SEMICONDUCTOR NANOWIRE STRUCTURE REUSING SUSPENSION PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
13080716
|
Filing Dt:
|
04/06/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
METAL WIRING STRUCTURE FOR INTEGRATION WITH THROUGH SUBSTRATE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13080773
|
Filing Dt:
|
04/06/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
PROCESSING EXECUTION REQUESTS WITHIN DIFFERENT COMPUTING ENVIRONMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13080962
|
Filing Dt:
|
04/06/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
DUAL METAL AND DUAL DIELECTRIC INTEGRATION FOR METAL HIGH-K FETS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13082298
|
Filing Dt:
|
04/07/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MANAGING COMPUTING SYSTEMS UTILIZING AUGMENTED REALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13082867
|
Filing Dt:
|
04/08/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
STRUCTURE AND FABRICATION METHOD OF TUNNEL FIELD EFFECT TRANSISTOR WITH INCREASED DRIVE CURRENT AND REDUCED GATE INDUCED DRAIN LEAKAGE (GIDL)
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13083803
|
Filing Dt:
|
04/11/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
THERMAL EXPANSION CONTROL EMPLOYING PLATELET FILLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
13083893
|
Filing Dt:
|
04/11/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE EXHIBITING REDUCED PARASITICS AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13084088
|
Filing Dt:
|
04/11/2011
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
PORE PHASE CHANGE MATERIAL CELL FABRICATED FROM RECESSED PILLAR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13084435
|
Filing Dt:
|
04/11/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
ROBOTIC DEVICE FOR SUBSTRATE TRANSFER APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13085154
|
Filing Dt:
|
04/12/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
BIODEGRADABLE SMART SENSOR FOR MESH NETWORK APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13085511
|
Filing Dt:
|
04/13/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
Method And Structure For Compound Semiconductor Contact
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13085632
|
Filing Dt:
|
04/13/2011
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
ELECTRICALLY PROGRAMMABLE FUSE AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13085717
|
Filing Dt:
|
04/13/2011
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
OPTICAL COUPLING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13085970
|
Filing Dt:
|
04/13/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
PASSIVE DEVICES FABRICATED ON GLASS SUBSTRATES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13086459
|
Filing Dt:
|
04/14/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
MOSFET with Recessed channel FILM and Abrupt Junctions
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13086516
|
Filing Dt:
|
04/14/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
Stabilized Metal Silicides in Silicon-Germanium Regions of Transistor Elements
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13087464
|
Filing Dt:
|
04/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
BONDING CONTROLLER GUIDED ASSESSMENT AND OPTIMIZATIONFOR CHIP-TO-CHIP STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13088054
|
Filing Dt:
|
04/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
INTERCONNECT STRUCTURE AND METHOD FOR FABRICATING ON-CHIP INTERCONNECT STRUCTURES BY IMAGE REVERSAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13088083
|
Filing Dt:
|
04/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
METHOD FOR FORMING SELF-ALIGNED AIRGAP INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
13088339
|
Filing Dt:
|
04/16/2011
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
TECHNIQUES FOR THREE-DIMENSIONAL CIRCUIT INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13088376
|
Filing Dt:
|
04/17/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
SOI DEVICE WITH DTI AND STI
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13088663
|
Filing Dt:
|
04/18/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES WITH DUAL TRENCH REGIONS AND METHODS OF MANUFACTURING THE SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
13088727
|
Filing Dt:
|
04/18/2011
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
MICRO-FLUIDIC INJECTION MOLDED SOLDER (IMS)
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13088766
|
Filing Dt:
|
04/18/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
GRAPHENE NANORIBBONS AND CARBON NANOTUBES FABRICATED FROM SIC FINS OR NANOWIRE TEMPLATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
13089799
|
Filing Dt:
|
04/19/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
EARLY EMBEDDED SILICON GERMANIUM WITH INSITU BORON DOPING AND OXIDE/NITRIDE PROXIMITY SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13091292
|
Filing Dt:
|
04/21/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
EDRAM HAVING DYNAMIC RETENTION AND PERFORMANCE TRADEOFF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13092247
|
Filing Dt:
|
04/22/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
RESONANCE NANOELECTROMECHANICAL SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13092424
|
Filing Dt:
|
04/22/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
SELF-SEALED FLUIDIC CHANNELS FOR NANOPORE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13092815
|
Filing Dt:
|
04/22/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
IN-SITU MEASUREMENT OF FEATURE DIMENSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13093034
|
Filing Dt:
|
04/25/2011
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SILICON-ON-INSULATOR SUBSTRATE WITH BUILT-IN SUBSTRATE JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13095099
|
Filing Dt:
|
04/27/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
INTEGRATED CIRCUIT DESIGN AND SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
13095577
|
Filing Dt:
|
04/27/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
NONVOLATIVE MEMORY DEVICE USING SEMICONDUCTOR NANOCRYSTALS AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13095969
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
SILICON CHICKLET PEDESTAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13095973
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
SILICON CHICKLET PEDESTAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13096511
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
METHOD TO REDUCE MOL DAMAGE ON NISI
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
13096811
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
EQUALIZER COMPUTATION IN A MEDIA SYSTEM USING A DATA SET SEPARATOR SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13096850
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
TAPERED VIA AND MIM CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13097193
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
MODEL CHECKING IN STATE TRANSITION MACHINE VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13097307
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
METHOD FOR FABRICATION OF CRYSTALLINE DIODES FOR RESISTIVE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13097402
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
DATA ENCODING IN SOLID-STATE STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13097459
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
METHOD OF FORMING SILICIDE CONTACTS OF DIFFERENT SHAPES SELECTIVELY ON REGIONS OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13097490
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A STACKED DIE CONFIGURATION INCLUDING AN INTEGRATED PELTIER ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13097712
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
Nanostructured Organosilicates from Thermally Curable Block Copolymers
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13098816
|
Filing Dt:
|
05/02/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
BUFFER PAD IN SOLDER BUMP CONNECTIONS AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13099358
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
Calibration Assembly for Aide in Detection of Analytes with Electromagnetic Read-Write Heads
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
13099406
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
ASYMMETRIC SOURCE AND DRAIN STRESSOR REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13099692
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH DRAM BIT LINES MADE FROM SAME MATERIAL AS GATE ELECTRODES IN NON-MEMORY REGIONS OF THE DEVICE, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13099767
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
DECOUPLING CAPACITOR INSERTION USING HYPERGRAPH CONNECTIVITY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13099790
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
SCAVANGING METAL STACK FOR A HIGH-K GATE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13099827
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
TRANSPARENT PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13100026
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
NONCONTACT WRITING OF NANOMETER SCALE MAGNETIC BITS USING HEAT FLOW INDUCED SPIN TORQUE EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
13100133
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHOD OF FULL-FIELD SOLDER COVERAGE USING A VACUUM FILL HEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
13100456
|
Filing Dt:
|
05/04/2011
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
REPROGRAMMABLE FUSE STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13100798
|
Filing Dt:
|
05/04/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
METHOD OF FORMING METAL GATES AND METAL CONTACTS IN A COMMON FILL PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13101260
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
CAVITY-FREE INTERFACE BETWEEN EXTENSION REGIONS AND EMBEDDED SILICON-CARBON ALLOY SOURCE/DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13101267
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHOD OF FORMING A PLANAR FIELD EFFECT TRANSISTOR WITH EMBEDDED AND FACETED SOURCE/DRAIN STRESSORS ON A SILICON-ON-INSULATOR (SOI) WAFER, A PLANAR FIELD EFFECT TRANSISTOR STRUCTURE AND A DESIGN STRUCTURE FOR THE PLANAR FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13101268
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
3-D Integration using Multi Stage Vias
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13101436
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
DATA DEPENDENT SRAM WRITE ASSIST
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13101659
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
METHOD OF INCREASING THE GERMANIUM CONCENTRATION IN A SILICON-GERMANIUM LAYER AND SEMICONDUCTOR DEVICE COMPRISING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13101764
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
REDUCED THRESHOLD VOLTAGE-WIDTH DEPENDENCY AND REDUCED SURFACE TOPOGRAPHY IN TRANSISTORS COMPRISING HIGH-K METAL GATE ELECTRODE STRUCTURES BY A LATE CARBON INCORPORATION
|
|