|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13208972
|
Filing Dt:
|
08/12/2011
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
Embedding Metal Silicide Contact Regions Reliably Into Highly Doped Drain and Source Regions by a Stop Implantation
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13209057
|
Filing Dt:
|
08/12/2011
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
SELF-ALIGNED FIN TRANSISTOR FORMED ON A BULK SUBSTRATE BY LATE FIN ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13209405
|
Filing Dt:
|
08/14/2011
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
3D ARCHITECTURE FOR BIPOLAR MEMORY USING BIPOLAR ACCESS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13209569
|
Filing Dt:
|
08/15/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
LOW TEMPERATURE BEOL COMPATIBLE DIODE HAVING HIGH VOLTAGE MARGINS FOR USE IN LARGE ARRAYS OF ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
13210514
|
Filing Dt:
|
08/16/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
DETECTION OF SURFACE DEFECTS BY OPTICAL INLINE METROLOGY DURING Cu-CMP PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13212489
|
Filing Dt:
|
08/18/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
METHOD FOR FORMING CORELESS FLIP CHIP BALL GRID ARRAY (FCBGA) SUBSTRATES AND SUCH SUBSTRATES FORMED BY THE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13213740
|
Filing Dt:
|
08/19/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
HOMOGENEOUS MODIFICATION OF POROUS FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13214157
|
Filing Dt:
|
08/19/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
PROCESS TO FORM AN ADHESION LAYER AND MULTIPHASE ULTRA-LOW K DIELECTRIC MATERIAL USING PECVD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13214818
|
Filing Dt:
|
08/22/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
TECHNIQUES FOR RECOVERY OF WIRELESS SERVICES FOLLOWING POWER FAILURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13215635
|
Filing Dt:
|
08/23/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
REPLACEMENT GATE COMPATIBLE eDRAM TRANSISTOR WITH RECESSED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13215738
|
Filing Dt:
|
08/23/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
FIXED CURVATURE FORCE LOADING OF MECHANICALLY SPALLED FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13216708
|
Filing Dt:
|
08/24/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
PARASITIC CAPACITANCE REDUCTION IN MOSFET BY AIRGAP ILD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13216791
|
Filing Dt:
|
08/24/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
METHODS OF FORMING A SEMICONDUCTOR DEVICE WITH RECESSED SOURCE/DRAIN REGIONS, AND A SEMICONDUCTOR DEVICE COMPRISING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13216862
|
Filing Dt:
|
08/24/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
IMPLANTATION OF HYDROGEN TO IMPROVE GATE INSULATION LAYER-SUBSTRATE INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13216921
|
Filing Dt:
|
08/24/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
METHODS OF FORMING STRESSED SILICON-CARBON AREAS IN AN NMOS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13217009
|
Filing Dt:
|
08/24/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
THRESHOLD VOLTAGE ADJUSTMENT IN A FIN TRANSISTOR BY CORNER IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13217061
|
Filing Dt:
|
08/24/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
ELECTRONIC DEVICE HAVING PLURAL FIN-FETS WITH DIFFERENT FIN HEIGHTS AND PLANAR FETS ON THE SAME SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13217335
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SYNCHRONIZING GLOBAL CLOCKS IN 3D STACKS OF INTEGRATED CIRCUITS BY SHORTING THE CLOCK NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13217349
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
3D CHIP STACK SKEW REDUCTION WITH RESONANT CLOCK AND INDUCTIVE COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13217381
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
3D INTER-STRATUM CONNECTIVITY ROBUSTNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13217406
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
AC SUPPLY NOISE REDUCTION IN A 3D STACK WITH VOLTAGE SENSING AND CLOCK SHIFTING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13217429
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
VERTICAL POWER BUDGETING AND SHIFTING FOR THREE-DIMENSIONAL INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13217734
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
PROGRAMMING THE BEHAVIOR OF INDIVIDUAL CHIPS OR STRATA IN A 3D STACK OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13217792
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH WORK FUNCTION ADJUSTING LAYER HAVING VARIED THICKNESS IN A GATE WIDTH DIRECTION AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13218089
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
Methods of Forming Metal Silicide Regions on Semiconductor Devices Using Different Temperatures
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13218262
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
INTEGRATED CIRCUITS THAT INCLUDE DEEP TRENCH CAPACITORS AND METHODS FOR THEIR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13218555
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
BOND PAD CONFIGURATIONS FOR CONTROLLING SEMICONDUCTOR CHIP PACKAGE INTERACTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13218589
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
METHODS OF FORMING AN ANODE AND A CATHODE OF A SUBSTRATE DIODE BY PERFORMING ANGLED ION IMPLANTATION PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13218988
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
TRANSISTOR WITH REDUCED PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
13219144
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
PATTERNABLE DIELECTRIC FILM STRUCTURE WITH IMPROVED LITHOGRAPHY AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13219331
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
FABRICATION OF A SEMICONDUCTOR DEVICE WITH EXTENDED EPITAXIAL SEMICONDUCTOR REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
13219801
|
Filing Dt:
|
08/29/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
INTERCONNECTION IN MULTI-CHIP WITH INTERPOSERS AND BRIDGES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13220753
|
Filing Dt:
|
08/30/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
STRAIN-COMPENSATED FIELD EFFECT TRANSISTOR AND ASSOCIATED METHOD OF FORMING THE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13220816
|
Filing Dt:
|
08/30/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
FORMATION OF METAL NANOSPHERES AND MICROSPHERES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
13221248
|
Filing Dt:
|
08/30/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
REMOVAL OF ALKALINE CRYSTAL DEFECTS IN LITHOGRAPHIC PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13222306
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
ANALYZING EM PERFORMANCE DURING IC MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13223706
|
Filing Dt:
|
09/01/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
MASK ASSIGNMENT FOR MULTIPLE PATTERNING LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13223844
|
Filing Dt:
|
09/01/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
Multiple Patterning Layout Decomposition for Ease of Conflict Removal
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13223949
|
Filing Dt:
|
09/01/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
DETERMINING FUSEBAY STORAGE ELEMENT USAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13223998
|
Filing Dt:
|
09/01/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
METHOD AND APPARATUS FOR CHARACTERIZING DISCONTINUITIES IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13224765
|
Filing Dt:
|
09/02/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
ARRAY OF QUANTUM SYSTEMS IN A CAVITY FOR QUANTUM COMPUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
13224768
|
Filing Dt:
|
09/02/2011
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
MODULAR ARRAY OF FIXED-COUPLING QUANTUM SYSTEMS FOR QUANTUM INFORMATION PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13226557
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
REDUCING PHASE LOCKED LOOP PHASE LOCK TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13226650
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
TRANSIMPEDANCE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13226681
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
MULTIPATH SOLDERED THERMAL INTERFACE BETWEEN A CHIP AND ITS HEAT SINK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13226838
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
SILICON CONTROLLED RECTIFIER STRUCTURE WITH IMPROVED JUNCTION BREAKDOWN AND LEAKAGE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13227028
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
COMPARATOR OFFSET CANCELLATION IN A SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13228491
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
EMBEDDING A NANOTUBE INSIDE A NANOPORE FOR DNA TRANSLOCATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13228767
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
SELF-ALIGNED BOTTOM PLATE FOR METAL HIGH-K DIELECTRIC METAL INSULATOR METAL (MIM) EMBEDDED DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13228857
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
C-RICH CARBON BORON NITRIDE DIELECTRIC FILMS FOR USE IN ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13228983
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
Heat Treatment Process and Photovoltaic Device Based on Said Process
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13229250
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
MECHANICALLY ROBUST METAL/LOW-k INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13230083
|
Filing Dt:
|
09/12/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
TRANSISTOR WITH ASYMMETRIC SILICON GERMANIUM SOURCE REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13230371
|
Filing Dt:
|
09/12/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
PLL BANDWIDTH CORRECTION WITH OFFSET COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13230442
|
Filing Dt:
|
09/12/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Reconfigurable Multi-level Sensing Scheme for Semiconductor Memories
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13230457
|
Filing Dt:
|
09/12/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
Strain-Compensating Fill Patterns for Controlling Semiconductor Chip Package Interactions
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13230798
|
Filing Dt:
|
09/12/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
TUNABLE RADIATION SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13231194
|
Filing Dt:
|
09/13/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
SEMICONDUCTOR FUSE WITH ENHANCED POST-PROGRAMMING RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13231516
|
Filing Dt:
|
09/13/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
TEST STRUCTURE AND CALIBRATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13231750
|
Filing Dt:
|
09/13/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13232075
|
Filing Dt:
|
09/14/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
Methods of Forming Semiconductor Devices Having Capacitor and Via Contacts
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13232571
|
Filing Dt:
|
09/14/2011
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
Transistor Comprising an Embedded Sigma Shaped Sequentially Formed Semiconductor Alloy
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13232681
|
Filing Dt:
|
09/14/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
BEOL ANTI-FUSE STRUCTURES FOR GATE LAST SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13232711
|
Filing Dt:
|
09/14/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
Superior Integrity of High-K Metal Gate Stacks by Preserving a Resist Material Above End Caps of Gate Electrode Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13233064
|
Filing Dt:
|
09/15/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURE HAVING SELECTIVELY FORMED METAL CAP
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13233590
|
Filing Dt:
|
09/15/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
Repair of Damaged Surface Areas of Sensitive Low-K Dielectrics of Microstructure Devices After Plasma Processing by In Situ Treatment
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
13233752
|
Filing Dt:
|
09/15/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
METAL INSULATOR METAL (MIM) CAPACITOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13233762
|
Filing Dt:
|
09/15/2011
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
SOI Semiconductor Device Comprising a Substrate Diode and a Film Diode Formed by Using a Common Well Implantation Mask
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13233948
|
Filing Dt:
|
09/15/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT DECOUPLING CAPACITOR ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13234073
|
Filing Dt:
|
09/15/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
ANTIFERROMAGNETIC STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13234276
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
CHARGED ENTITIES AS LOCOMOTIVE TO CONTROL MOTION OF POLYMERS THROUGH A NANOCHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13234529
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
HYBRID CONTACT STRUCTURE WITH LOW ASPECT RATIO CONTACTS IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13235194
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
METHODS FOR FORMING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13235211
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
STRAINED SEMICONDUCTOR DEVICES HAVING ASYMMETRICAL HETEROJUNCTION STRUCTURES AND METHODS FOR THE FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
13235653
|
Filing Dt:
|
09/19/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
WIRE BONDING ON REACTIVE METAL SURFACES OF A METALLIZATION OF A SEMICONDUCTOR DEVICE BY PROVIDING A PROTECTION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13236109
|
Filing Dt:
|
09/19/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
INCREASING THROUGHPUT OF MULTIPLEXED ELECTRICAL BUS IN PIPE-LINED ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13236119
|
Filing Dt:
|
09/19/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
HIGH THROUGHPUT EPITAXIAL LIFT OFF FOR FLEXIBLE ELECTRONICS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13237011
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE CONTACTS WITH REDUCED DIMENSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13237265
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
REDUCING CONTAMINATION IN A PROCESS FLOW OF FORMING A CHANNEL SEMICONDUCTOR ALLOY IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13237319
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
Field Effect Transistor Device with Raised Active Regions
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13237374
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
MULTI-SPINDLE CHEMICAL MECHANICAL PLANARIZATION TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13237386
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
METHOD OF CONCETRATING SOLAR ENERGY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13237688
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS HAVING GATE TO ACTIVE AND GATE TO GATE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13237732
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
MOSFET INTEGRATED CIRCUIT WITH UNIFORMLY THIN SILICIDE LAYER AND METHODS FOR ITS MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13238070
|
Filing Dt:
|
09/21/2011
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
FORMATION OF A CHANNEL SEMICONDUCTOR ALLOY BY FORMING A HARD MASK LAYER STACK AND APPLYING A PLASMA-BASED MASK PATTERNING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13238180
|
Filing Dt:
|
09/21/2011
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
EMBEDDED SIGMA-SHAPED SEMICONDUCTOR ALLOYS FORMED IN TRANSISTORS BY APPLYING A UNIFORM OXIDE LAYER PRIOR TO CAVITY ETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13238414
|
Filing Dt:
|
09/21/2011
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
LATERAL EXTENDED DRAIN METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR (LEDMOSFET) HAVING A HIGH DRAIN-TO-BODY BREAKDOWN VOLTAGE (VB), A METHOD OF FORMING AN LEDMOSFET, AND A SILICON-CONTROLLED RECTIFIER (SCR) INCORPORATING A COMPLEMENTARY PAIR OF LEDMOSFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13239533
|
Filing Dt:
|
09/22/2011
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
STRUCTURE AND METHOD FOR REDUCING VERTICAL CRACK PROPAGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
13239672
|
Filing Dt:
|
09/22/2011
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
DRIVE CURRENT INCREASE IN FIELD EFFECT TRANSISTORS BY ASYMMETRIC CONCENTRATION PROFILE OF ALLOY SPECIES OF A CHANNEL SEMICONDUCTOR ALLOY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13239865
|
Filing Dt:
|
09/22/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
CHARGING PROTECTION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13239943
|
Filing Dt:
|
09/22/2011
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
SUPERIOR INTEGRITY OF HIGH-K METAL GATE STACKS BY FORMING STI REGIONS AFTER GATE METALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13240272
|
Filing Dt:
|
09/22/2011
|
Title:
|
COMMAND PACKET PACKING TO MITIGATE CRC OVERHEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13241383
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
SLURRY FOR CHEMICAL-MECHANICAL POLISHING OF METALS AND USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13241458
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
MANUFACTURING PROCESS PRIORITIZATION BASED ON APPLYING RULES TO TASK-BASED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13241496
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
FUNCTIONAL SIMULATION REDUNDANCY REDUCTION BY STATE COMPARISON AND PRUNING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13241810
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
MASK FOR FORMING INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13241915
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
Semiconductor Device Comprising Replacement Gate Electrode Structures and Self-Aligned Contact Elements Formed by a Late Contact Fill
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13241995
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
LITHOGRAPHIC CD CORRECTION BY SECOND EXPOSURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13242861
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
JUNCTIONLESS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13243502
|
Filing Dt:
|
09/23/2011
|
Title:
|
METHOD FOR FABRICATING THROUGH SUBSTRATE VIAS IN SEMICONDUCTOR SUBSTRATE
|
|