skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:049490/0001   Pages: 892
Recorded: 11/29/2018
Conveyance: SECURITY AGREEMENT
1
Patent #:
Issue Dt:
04/15/2003
Application #:
09504907
Filing Dt:
02/16/2000
Title:
METHOD AND APPARATUS FOR EXERCISING EXTERNAL MEMORY WITH A MEMORY BUILT-IN TEST
2
Patent #:
Issue Dt:
02/20/2007
Application #:
09505062
Filing Dt:
02/16/2000
Title:
METHOD AND APPARATUS FOR AUTOPOLLING PHYSICAL LAYER DEVICES IN A NETWORK
3
Patent #:
Issue Dt:
03/19/2002
Application #:
09506037
Filing Dt:
02/17/2000
Title:
Digital logic correction circuit for a pipeline analog to digital (A/D) converter
4
Patent #:
Issue Dt:
09/25/2001
Application #:
09506208
Filing Dt:
02/17/2000
Title:
Pipeline analog to digital (a/d) converter with relaxed accuracy requirement for sample and hold stage
5
Patent #:
Issue Dt:
01/08/2002
Application #:
09506284
Filing Dt:
02/17/2000
Title:
Pipeline analog to digital (A/D) converter with relaxed accuracy requirement for sample and hold stage
6
Patent #:
Issue Dt:
11/27/2001
Application #:
09506316
Filing Dt:
02/17/2000
Title:
Pipeline analog to digital (a/d) converter with lengthened hold operation of a first stage
7
Patent #:
Issue Dt:
11/19/2002
Application #:
09507522
Filing Dt:
02/18/2000
Title:
Hydroxycarborane photoresists and process for using same in bilayer thin film imaging lithography
8
Patent #:
Issue Dt:
07/22/2003
Application #:
09510813
Filing Dt:
02/23/2000
Title:
T-SHAPED GATE DEVICE AND METHOD FOR MAKING
9
Patent #:
Issue Dt:
12/04/2001
Application #:
09511165
Filing Dt:
02/24/2000
Title:
Simultaneous multiple silicon on insulator (SOI) wafer production
10
Patent #:
Issue Dt:
01/15/2002
Application #:
09511418
Filing Dt:
02/22/2000
Title:
Fully depleted silicon on insulator semiconductor device and manufacturing method therefor
11
Patent #:
Issue Dt:
12/04/2001
Application #:
09511465
Filing Dt:
02/23/2000
Title:
Insulating and capping structure with preservation of the low dielectric constant of the insulating layer
12
Patent #:
Issue Dt:
10/02/2001
Application #:
09511796
Filing Dt:
02/23/2000
Title:
Temperature ramp for vertical diffusion furnace
13
Patent #:
Issue Dt:
09/11/2001
Application #:
09512202
Filing Dt:
02/24/2000
Title:
Formation of highly conductive junction by rapid thermal anneal and laser thermal process
14
Patent #:
Issue Dt:
12/23/2008
Application #:
09512400
Filing Dt:
02/24/2000
Title:
ELECTRICALLY CONDUCTING ADHESIVES FOR VIA FILL APPLICATIONS
15
Patent #:
Issue Dt:
12/04/2001
Application #:
09513293
Filing Dt:
02/25/2000
Title:
Substantially planar semiconductor topography using dielectrics and chemical mechanical polish
16
Patent #:
Issue Dt:
09/11/2001
Application #:
09514106
Filing Dt:
02/28/2000
Title:
Thermal conductivity enhanced semiconductor structures and fabrication processes
17
Patent #:
Issue Dt:
09/03/2002
Application #:
09514212
Filing Dt:
02/28/2000
Title:
HIGH SILICON CONTENT MONOMERS AND POLYMERS SUITABLE FOR 193 NM BILAYER RESISTS
18
Patent #:
Issue Dt:
03/04/2003
Application #:
09514368
Filing Dt:
02/28/2000
Title:
METHOD AND APPARATUS FOR LOOPING BACK A CURRENT STATE TO RESUME A MEMORY BUILT-IN SELF-TEST
19
Patent #:
Issue Dt:
11/27/2001
Application #:
09515033
Filing Dt:
03/06/2000
Title:
Method for self-aligned formation of silicide contacts using metal silicon alloys for limited silicon consumption and for reduction of bridging
20
Patent #:
Issue Dt:
03/19/2002
Application #:
09515321
Filing Dt:
02/29/2000
Title:
Methods and arrangements for determining an endpoint for an in-situ local interconnect etching process
21
Patent #:
Issue Dt:
10/10/2006
Application #:
09515348
Filing Dt:
02/29/2000
Title:
METHOD FOR EVALUATION OF RETICLE IMAGE USING AERIAL IMAGE SIMULATOR
22
Patent #:
Issue Dt:
07/09/2002
Application #:
09516343
Filing Dt:
03/01/2000
Title:
A SINGLE GRAIN COPPER INTERCONNECT HAVING BAMBOO STRUCTURE IN A TRENCH
23
Patent #:
Issue Dt:
10/05/2004
Application #:
09516615
Filing Dt:
03/01/2000
Title:
METHOD OF FABRICATING A POLYSILICON CAPACITOR UTILIZING FET AND BIPOLAR BASE POLYSILICON LAYERS
24
Patent #:
Issue Dt:
10/16/2001
Application #:
09516904
Filing Dt:
03/01/2000
Title:
Connecting devices and method for interconnceting circuit components
25
Patent #:
Issue Dt:
09/16/2003
Application #:
09521046
Filing Dt:
03/08/2000
Title:
WAFER ROTATION IN SEMICONDUCTOR PROCESSING
26
Patent #:
Issue Dt:
11/18/2003
Application #:
09521248
Filing Dt:
03/08/2000
Title:
EXCEPTION HANDLING WITH REDUCED OVERHEAD IN A MULTITHREADED MULTIPROCESSING SYSTEM
27
Patent #:
Issue Dt:
02/25/2003
Application #:
09521351
Filing Dt:
03/09/2000
Title:
POLYCYCLIC POLYMERS CONTAINING PENDANT CYCLIC ANTHYDRIDE GROUPS
28
Patent #:
Issue Dt:
10/31/2000
Application #:
09521481
Filing Dt:
03/09/2000
Title:
Vibrational methods of deaggregation of electrically conductive polymers and precursors thereof
29
Patent #:
Issue Dt:
06/25/2002
Application #:
09521591
Filing Dt:
03/09/2000
Title:
METHOD AND APPARATUS FOR FORMATION OF IN-SITU DOPED AMORPHOUS SEMICONDUCTOR FILM
30
Patent #:
Issue Dt:
08/28/2001
Application #:
09522148
Filing Dt:
03/09/2000
Title:
Multilayered coaxial interconnect structure
31
Patent #:
Issue Dt:
09/28/2004
Application #:
09522226
Filing Dt:
03/09/2000
Title:
APPARATUS FOR THE APPLICATION OF DEVELOPING SOLUTION TO A SEMICONDUCTOR WAFER
32
Patent #:
Issue Dt:
08/28/2001
Application #:
09523107
Filing Dt:
03/14/2000
Title:
Efficiency of a multiphase switching power supply during low power mode
33
Patent #:
Issue Dt:
06/18/2002
Application #:
09523439
Filing Dt:
03/10/2000
Title:
METHOD OF DEFINING SMALL OPENINGS IN DIELECTRIC LAYERS
34
Patent #:
Issue Dt:
08/28/2001
Application #:
09524661
Filing Dt:
03/13/2000
Title:
Multi-ported memory with asynchronous and synchronous protocol
35
Patent #:
Issue Dt:
01/20/2004
Application #:
09525088
Filing Dt:
03/14/2000
Publication #:
Pub Dt:
08/22/2002
Title:
METHOD AND STRUCTURE OF A PRECISION MIM FUSIBLE CIRCUIT ELEMENTS USING FUSES AND ANTIFUSES
36
Patent #:
Issue Dt:
11/05/2002
Application #:
09525103
Filing Dt:
03/14/2000
Title:
METHODS FOR FORMING DECOUPLING CAPACITORS
37
Patent #:
Issue Dt:
04/01/2003
Application #:
09526198
Filing Dt:
03/15/2000
Title:
MACRO DESIGN TECHNIQUES TO ACCOMMODATE CHIP LEVEL WIRING AND CIRCUIT PLACEMENT ACROSS THE MACRO
38
Patent #:
Issue Dt:
07/30/2002
Application #:
09526354
Filing Dt:
03/16/2000
Title:
BURIED METAL DUAL DAMASCENE PLATE CAPACITOR
39
Patent #:
Issue Dt:
02/24/2004
Application #:
09527227
Filing Dt:
03/16/2000
Title:
DUAL-GATE MOSFET WITH CHANNEL POTENTIAL ENGINEERING
40
Patent #:
Issue Dt:
12/19/2000
Application #:
09527622
Filing Dt:
03/17/2000
Title:
Clocking to support interface of memory controller to external sram
41
Patent #:
Issue Dt:
07/22/2003
Application #:
09527871
Filing Dt:
03/17/2000
Title:
USE OF ORGANIC SPIN ON MATERIALS AS A STOP-LAYER FOR LOCAL INTERCONNECT, CONTACT AND VIA LAYERS
42
Patent #:
Issue Dt:
12/04/2001
Application #:
09528326
Filing Dt:
03/20/2000
Title:
DEVICE FOR PATTERNING A SUBSTRATE WITH PATTERNING CAVITIES
43
Patent #:
Issue Dt:
04/23/2002
Application #:
09531426
Filing Dt:
03/20/2000
Title:
ACOUSTIC MICROSCOPY DIE CRACK INSPECTION FOR PLASTIC ENCAPSULATED INTEGRATED CIRCUITS
44
Patent #:
Issue Dt:
09/30/2003
Application #:
09531519
Filing Dt:
03/21/2000
Title:
METHOD AND APPARATUS FOR AUTOMATIC TRANSMIT VERIFICATION
45
Patent #:
Issue Dt:
04/09/2002
Application #:
09531715
Filing Dt:
03/21/2000
Title:
Intentional asymmetry imposed during fabrication and/or accessof magnetic tunnel junction devices
46
Patent #:
Issue Dt:
06/17/2003
Application #:
09531895
Filing Dt:
03/21/2000
Title:
METHOD AND APPARATUS FOR AUTOMATIC RECEIVE VERIFICATION
47
Patent #:
Issue Dt:
06/18/2002
Application #:
09533375
Filing Dt:
03/22/2000
Title:
METHOD FOR FASTER VERIFICATION OF A DESIGN FOR AN INTEGRATED CIRCUIT
48
Patent #:
Issue Dt:
07/30/2002
Application #:
09533402
Filing Dt:
03/22/2000
Title:
ELECTRONIC PACKAGE AND METHOD OF MAKING SAME
49
Patent #:
Issue Dt:
01/23/2001
Application #:
09534423
Filing Dt:
03/23/2000
Title:
Memory and system configuration for programming a redundancy address in an electric system
50
Patent #:
Issue Dt:
09/23/2003
Application #:
09537206
Filing Dt:
03/29/2000
Title:
WAFER EDGE CLEANING UTILIZING POLISH PAD MATERIAL
51
Patent #:
Issue Dt:
11/11/2003
Application #:
09537498
Filing Dt:
03/29/2000
Title:
WORD LINE DRIVER FOR DYNAMIC RANDOM ACCESS MEMORIES
52
Patent #:
Issue Dt:
05/07/2002
Application #:
09539099
Filing Dt:
03/30/2000
Title:
METHODOLOGY FOR TESTING AND QUALIFYING AN INTEGRATED CIRCUIT BY MEASURING AN OPERATING FREQUENCY AS A FUNCTION OF ADJUSTED TIMING EDGES
53
Patent #:
Issue Dt:
01/15/2002
Application #:
09539897
Filing Dt:
03/31/2000
Title:
System and method for the distribution of automotive services
54
Patent #:
Issue Dt:
07/30/2002
Application #:
09540412
Filing Dt:
03/31/2000
Title:
METHOD OF MAKING A PRINTED CIRCUIT BOARD
55
Patent #:
Issue Dt:
04/16/2002
Application #:
09541124
Filing Dt:
03/31/2000
Title:
Semiconductor-on-insulator body-source contact using additional drain-side spacer,and method
56
Patent #:
Issue Dt:
08/27/2002
Application #:
09541126
Filing Dt:
03/31/2000
Title:
SEMICONDUCTOR-ON-INSULATOR BODY-SOURCE CONTACT AND METHOD
57
Patent #:
Issue Dt:
02/25/2003
Application #:
09541127
Filing Dt:
03/31/2000
Title:
SEMICONDUCTOR-ON-INSULATOR BODY-SOURCE CONTACT USING SHALLOW-DOPED SOURCE, AND METHOD
58
Patent #:
Issue Dt:
11/05/2002
Application #:
09542025
Filing Dt:
04/03/2000
Title:
METHODS AND ARRANGEMENTS FOR AUTOMATIC SYNTHESIS OF SYSTEMS-ON-CHIP
59
Patent #:
Issue Dt:
04/23/2002
Application #:
09543347
Filing Dt:
04/05/2000
Title:
Non-contact automatic height sensing using air pressure for die bonding
60
Patent #:
Issue Dt:
01/07/2003
Application #:
09544749
Filing Dt:
04/07/2000
Title:
REMOVABLE HEAT TRANSFER APPARATUS FOR A PIN GRID ARRAY (PGA) DEVICE, AND ASSOCIATED INSTALLATION AND REMOVAL METHODS
61
Patent #:
Issue Dt:
05/27/2003
Application #:
09546979
Filing Dt:
04/11/2000
Title:
METHOD AND APPARATUS FOR COMBINED TRANSACTION REORDERING AND BUFFER MANAGEMENT
62
Patent #:
Issue Dt:
09/23/2003
Application #:
09547893
Filing Dt:
04/12/2000
Title:
SILICON ON INSULATOR FIELD EFFECT TRANSISTOR HAVING SHARED BODY CONTACT
63
Patent #:
Issue Dt:
04/09/2002
Application #:
09548142
Filing Dt:
04/13/2000
Title:
Die-Based In-Fab process monitoring and analysis system for semiconductor processing
64
Patent #:
Issue Dt:
09/16/2003
Application #:
09548779
Filing Dt:
04/13/2000
Title:
AUTOMATED PROCESS MONITORING AND ANALYSIS SYSTEM FOR SEMICONDUCTOR PROCESSING
65
Patent #:
Issue Dt:
01/14/2003
Application #:
09551168
Filing Dt:
04/17/2000
Publication #:
Pub Dt:
07/11/2002
Title:
A POLY-POLY/MOS CAPACITOR HAVING A GATE ENCAPSULATING FIRST ELECTRODE LAYER
66
Patent #:
Issue Dt:
05/07/2002
Application #:
09551625
Filing Dt:
04/17/2000
Title:
USING REMOVABLE SPACERS TO ENSURE ADEQUATE BONDLINE THICKNESS
67
Patent #:
Issue Dt:
04/16/2002
Application #:
09552050
Filing Dt:
04/19/2000
Title:
METHOD OF FORMING ULTRA-SHALLOW SOURCE/DRAIN EXTENSION BY IMPURITY DIFFUSION FROM DOPED DIELECTRIC SPACER
68
Patent #:
Issue Dt:
06/11/2002
Application #:
09552164
Filing Dt:
04/18/2000
Title:
METHOD FOR CONTROLLING OPTICAL PROPERTIES OF ANTIREFLECTIVE COATINGS
69
Patent #:
Issue Dt:
11/04/2003
Application #:
09552410
Filing Dt:
04/19/2000
Title:
STABILITY TEST FOR SILICON ON INSULATOR SRAM MEMORY CELLS UTILIZING BITLINE PRECHARGE STRESS OPERATIONS TO STRESS MEMORY CELLS UNDER TEST
70
Patent #:
Issue Dt:
05/25/2004
Application #:
09553715
Filing Dt:
04/20/2000
Title:
PRINTED CIRCUIT BOARD WITH EMBEDDED DECOUPLING CAPACITANCE AND METHOD FOR PRODUCING SAME
71
Patent #:
Issue Dt:
01/10/2006
Application #:
09553997
Filing Dt:
04/20/2000
Title:
PRECURSOR SOURCE MIXTURES
72
Patent #:
Issue Dt:
04/30/2002
Application #:
09556211
Filing Dt:
04/21/2000
Title:
GATE OVERVOLTAGE CONTROL NETWORKS
73
Patent #:
Issue Dt:
11/20/2001
Application #:
09556304
Filing Dt:
04/24/2000
Title:
Single-layer autorouter
74
Patent #:
Issue Dt:
09/18/2001
Application #:
09557679
Filing Dt:
04/25/2000
Title:
RESONANT TUNNELING DIODE LATCH
75
Patent #:
Issue Dt:
11/12/2002
Application #:
09557720
Filing Dt:
04/25/2000
Title:
ELECTROSTATIC CHARGE REDUCTION OF PHOTORESIST PATTERN ON DEVELOPMENT TRACK
76
Patent #:
Issue Dt:
06/18/2002
Application #:
09557802
Filing Dt:
04/25/2000
Title:
CONDUCTIVE SUBSTRUCTURES OF A MULTILAYERED LAMINATE
77
Patent #:
Issue Dt:
09/24/2002
Application #:
09558198
Filing Dt:
04/26/2000
Title:
CARBON NANOTUBE PROBES IN ATOMIC FORCE MICROSCOPE TO DETECT PARTIALLY OPEN/CLOSED CONTACTS
78
Patent #:
Issue Dt:
04/29/2003
Application #:
09558831
Filing Dt:
04/26/2000
Title:
CU/SN/PD ACTIVATION OF A BARRIER LAYER FOR ELECTROLESS CU DEPOSITION
79
Patent #:
Issue Dt:
10/23/2001
Application #:
09558963
Filing Dt:
04/25/2000
Title:
Method of making semiconductor device having metal silicide regions of differing thicknesses above the gate electrode and the source/drain regions
80
Patent #:
Issue Dt:
12/04/2001
Application #:
09559363
Filing Dt:
04/24/2000
Title:
Dram cell with vertical cmos transistor
81
Patent #:
Issue Dt:
04/16/2002
Application #:
09560253
Filing Dt:
04/26/2000
Title:
METHOD FOR REDUCING IC PACKAGE DELAMINATION BY USE OF INTERNAL BAFFLES
82
Patent #:
Issue Dt:
06/01/2004
Application #:
09561227
Filing Dt:
04/28/2000
Title:
INTERNET BASED METHOD FOR FACILITATING NETWORKING AMONG PERSONS WITH SIMILAR INTERESTS AND FOR FACILITATING COLLABORATIVE SEARCHING FOR INFORMATION
83
Patent #:
Issue Dt:
07/23/2002
Application #:
09562109
Filing Dt:
05/01/2000
Title:
PRINTED WIRING BOARD WITH IMPROVED PLATED THROUGH HOLE FATIGUE LIFE
84
Patent #:
Issue Dt:
03/11/2003
Application #:
09563497
Filing Dt:
05/03/2000
Title:
CHIP SCALE ELECTRICAL TEST FIXTURE WITH ISOLATION PLATE HAVING A RECESS
85
Patent #:
Issue Dt:
10/16/2001
Application #:
09564211
Filing Dt:
05/04/2000
Title:
Method and system of managing wafers in a semiconductor device production facility
86
Patent #:
Issue Dt:
01/01/2002
Application #:
09564408
Filing Dt:
05/01/2000
Title:
Use of RTA furnace for photoresist baking
87
Patent #:
Issue Dt:
04/09/2002
Application #:
09564610
Filing Dt:
05/04/2000
Title:
Method to control mechanical stress of copper interconnect line using post-plating copper anneal
88
Patent #:
Issue Dt:
03/26/2002
Application #:
09564626
Filing Dt:
05/04/2000
Title:
Recessed bond pad
89
Patent #:
Issue Dt:
02/12/2002
Application #:
09565858
Filing Dt:
05/05/2000
Title:
Method for forming a semiconductor device with a tailored well profile
90
Patent #:
Issue Dt:
06/04/2002
Application #:
09566205
Filing Dt:
05/05/2000
Title:
FLEXIBLE ARCHITECTURE FOR AN EMBEDDED INTERRUPT CONTROLLER
91
Patent #:
Issue Dt:
06/26/2001
Application #:
09566395
Filing Dt:
05/05/2000
Title:
Photoresist compositions with cyclic olefin polymers having lactone moiety
92
Patent #:
Issue Dt:
10/19/2004
Application #:
09566732
Filing Dt:
05/09/2000
Title:
ARRANGEMENT FOR READING A PRESCRIBED LOCATION OF A FIFO BUFFER IN A NETWORK SWITCH PORT
93
Patent #:
Issue Dt:
09/14/2004
Application #:
09567445
Filing Dt:
05/08/2000
Title:
SYSTEMS AND METHODS FOR AUTHORING AND EXECUTING OPERATIONAL POLICIES THAT USE EVENT RATES
94
Patent #:
Issue Dt:
04/23/2002
Application #:
09568181
Filing Dt:
05/09/2000
Title:
APPARATUS AND METHOD OF IMPLEMENTING A UNIVERSAL HOME NETWORK ON A CUSTOMER PREMISES UPN TELEPHONE LINES
95
Patent #:
Issue Dt:
05/21/2002
Application #:
09568182
Filing Dt:
05/09/2000
Title:
APPARATUS AND METHOD OF COUPLING HOME NETWORK SIGNALS BETWEEN AN ANALOG PHONE LINE AND A DIGITAL UPN LINE
96
Patent #:
Issue Dt:
07/30/2002
Application #:
09569753
Filing Dt:
05/12/2000
Title:
UNIVERSAL MULTI-TOOL ADAPTER FOR RECONFIGURING A WAFER PROCESSING LINE
97
Patent #:
Issue Dt:
12/07/2004
Application #:
09574186
Filing Dt:
05/18/2000
Title:
METHOD AND APPARATUS FOR PRESERVING THE CONTENTS OF SYNCHRONOUS DRAM THROUGH SYSTEM RESET
98
Patent #:
Issue Dt:
07/22/2003
Application #:
09574810
Filing Dt:
05/19/2000
Title:
METHOD OF CONTACTING A SILICIDE-BASED SCHOTTKY DIODE AND DIODE SO FORMED
99
Patent #:
Issue Dt:
03/12/2002
Application #:
09575463
Filing Dt:
05/22/2000
Title:
Semiconductor device and method of manufacturing without damaging HSQ layer and metal pattern
100
Patent #:
Issue Dt:
04/19/2005
Application #:
09575740
Filing Dt:
05/22/2000
Title:
COINCIDENCE-FREE MEDIA KEY BLOCK FOR CONTENT PROTECTION FOR RECORDABLE MEDIA
Assignor
1
Exec Dt:
11/27/2018
Assignee
1
1100 NORTH MARKET STREET
WILMINGTON, DELAWARE 19801
Correspondence name and address
CT CORPORATION
4400 EASTON COMMONS WAY
SUITE 125
COLUMBUS, OH 43219

Search Results as of: 05/08/2024 09:30 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT