|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13295489
|
Filing Dt:
|
11/14/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
RETRIEVING ODD NET TOPOLOGY IN HIERARCHICAL CIRCUIT DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13295497
|
Filing Dt:
|
11/14/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
Methods of Controlling the Etching of Silicon Nitride Relative to Silicon Dioxide
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13296444
|
Filing Dt:
|
11/15/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
PROCESS TO REMOVE NI AND PT RESIDUES FOR NIPTSI APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13296496
|
Filing Dt:
|
11/15/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
BIPOLAR TRANSISTOR WITH A COLLECTOR HAVING A PROTECTED OUTER EDGE PORTION FOR REDUCED BASED-COLLECTOR JUNCTION CAPACITANCE AND A METHOD OF FORMING THE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13296555
|
Filing Dt:
|
11/15/2011
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
TIMING CLOSURE IN CHIP DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
13296724
|
Filing Dt:
|
11/15/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
DYNAMIC WORDLINE ASSIST SCHEME TO IMPROVE PERFORMANCE TRADEOFF IN SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13297860
|
Filing Dt:
|
11/16/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
METAL CAP LAYER WITH ENHANCED ETCH RESISTIVITY FOR COPPER-BASED METAL REGIONS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13298183
|
Filing Dt:
|
11/16/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
METAL PAD STRUCTURE FOR THICKNESS ENHANCEMENT OF POLYMER USED IN ELECTRICAL INTERCONNECTION OF SEMICONDUCTOR DIE TO SEMICONDUCTOR CHIP PACKAGE SUBSTRATE WITH SOLDER BUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13298587
|
Filing Dt:
|
11/17/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
MEMORY SYSTEM WITH DYNAMIC REFRESHING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13298661
|
Filing Dt:
|
11/17/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
Redundant Via Structure For Metal Fuse Applications
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13300120
|
Filing Dt:
|
11/18/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
SCATTEROMETRY MEASUREMENT OF LINE EDGE ROUGHNESS IN THE BRIGHT FIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13300146
|
Filing Dt:
|
11/18/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
GERMANIUM OXIDE FREE ATOMIC LAYER DEPOSITION OF SILICON OXIDE AND HIGH-K GATE DIELECTRIC ON GERMANIUM CONTAINING CHANNEL FOR CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
13300913
|
Filing Dt:
|
11/21/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
3-D Integrated Semiconductor Device Comprising Intermediate Heat Spreading Capabilities
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13301360
|
Filing Dt:
|
11/21/2011
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
STRAINED THIN BODY SEMICONDUCTOR-ON-INSULATOR SUBSTRATE AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13301841
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
SELF-FORMING TOP ANTI-REFLECTIVE COATING COMPOSITIONS AND, PHOTORESIST MIXTURES AND METHOD OF IMAGING USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13302168
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING VIAS AND HIGH DENSITY CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13302314
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
RETENTION BASED INTRINSIC FINGERPRINT IDENTIFICATION FEATURING A FUZZY ALGORITHM AND A DYNAMIC KEY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13303248
|
Filing Dt:
|
11/23/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTOR WITH EPITAXIAL EMITTER STACK TO IMPROVE VERTICAL SCALING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13303486
|
Filing Dt:
|
11/23/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
INTEGRATING ACTIVE MATRIX INORGANIC LIGHT EMITTING DIODES FOR DISPLAY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13305131
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE BY USING SACRIFICIAL GATE ELECTRODES AND SACRIFICIAL SELF-ALIGNED CONTACT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13305303
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
METHODS OF PATTERNING FEATURES IN A STRUCTURE USING MULTIPLE SIDEWALL IMAGE TRANSFER TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13305449
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
METHODS FOR FABRICATING A SEMICONDUCTOR DEVICE HAVING DECREASED CONTACT RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13305482
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
MESH PLANES WITH ALTERNATING SPACES FOR MULTI-LAYERED CERAMIC PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13305967
|
Filing Dt:
|
11/29/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
DYNAMICALLY LIMITING ENERGY CONSUMED BY COOLING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13306365
|
Filing Dt:
|
11/29/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
USAGE-BASED TEMPORAL DEGRADATION ESTIMATION FOR MEMORY ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13306488
|
Filing Dt:
|
11/29/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
METHOD OF MANUFACTURING BACK GATE TRIGGERED SILICON CONTROLLED RECTIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13306702
|
Filing Dt:
|
11/29/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
METHODS FOR FORMING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13307079
|
Filing Dt:
|
11/30/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
PATTERNING METHOD FOR FABRICATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13307245
|
Filing Dt:
|
11/30/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
DUAL POWER SUPPLY MEMORY ARRAY HAVING A CONTROL CIRCUIT THAT DYNAMICALLY SELECTS A LOWER OF TWO SUPPLY VOLTAGES FOR BITLINE PRE-CHARGE OPERATIONS AND AN ASSOCIATED METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13307412
|
Filing Dt:
|
11/30/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
BIPOLAR TRANSISTOR WITH A RAISED COLLECTOR PEDESTAL FOR REDUCED CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13307787
|
Filing Dt:
|
11/30/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
LOW RESISTANCE EMBEDDED STRAP FOR A TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13307874
|
Filing Dt:
|
11/30/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
POLYSILICON/METAL CONTACT RESISTANCE IN DEEP TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13308974
|
Filing Dt:
|
12/01/2011
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
N-DOPANT FOR CARBON NANOTUBES AND GRAPHENE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13309068
|
Filing Dt:
|
12/01/2011
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
IMPLEMENTING COLUMN REDUNDANCY STEERING FOR MEMORIES WITH WORDLINE REPOWERING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13310796
|
Filing Dt:
|
12/05/2011
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
METHOD OF REPLACING SILICON WITH METAL IN INTEGRATED CIRCUIT CHIP FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13311785
|
Filing Dt:
|
12/06/2011
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
Electrical Test Structure for Devices Employing High-K Dielectrics or Metal Gates
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13311832
|
Filing Dt:
|
12/06/2011
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
STATISTICAL CLOCK CYCLE COMPUTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13312047
|
Filing Dt:
|
12/06/2011
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
RC-TRIGGERED ESD CLAMP DEVICE WITH FEEDBACK FOR TIME CONSTANT ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13312442
|
Filing Dt:
|
12/06/2011
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
FORMING STRUCTURES ON RESISTIVE SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13313046
|
Filing Dt:
|
12/07/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
Detecting Leaks In A Fluid Cooling System By Sensing For A Drop Of Fluid Pressure In The System
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13313163
|
Filing Dt:
|
12/07/2011
|
Title:
|
MICROMECHANICAL DEVICE AND METHODS TO FABRICATE SAME USING HARD MASK RESISTANT TO STRUCTURE RELEASE ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13314238
|
Filing Dt:
|
12/08/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
ON-CHIP CAPACITORS IN COMBINATION WITH CMOS DEVICES ON EXTREMELY THIN SEMICONDUCTOR ON INSULATOR (ETSOI) SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13314657
|
Filing Dt:
|
12/08/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
FLASH ARRAY BUILT IN SELF TEST ENGINE WITH TRACE ARRAY AND FLASH METRIC REPORTING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13315406
|
Filing Dt:
|
12/09/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
NATIVE THRESHOLD VOLTAGE SWITCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13315604
|
Filing Dt:
|
12/09/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
FINE GRANULARITY POWER GATING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13315647
|
Filing Dt:
|
12/09/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
METAL E-FUSE WITH INTERMETALLIC COMPOUND PROGRAMMING MECHANISM AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13315914
|
Filing Dt:
|
12/09/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
DISTRIBUTING SPARE LATCH CIRCUITS IN INTEGRATED CIRCUIT DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13315939
|
Filing Dt:
|
12/09/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
INTEGRATED CIRCUITS FORMED ON STRAINED SUBSTRATES AND INCLUDING RELAXED BUFFER LAYERS AND METHODS FOR THE MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13316056
|
Filing Dt:
|
12/09/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
EMBEDDED DYNAMIC RANDOM ACCESS MEMORY DEVICE FORMED IN AN EXTREMELY THIN SEMICONDUCTOR ON INSULATOR (ETSOI) SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13316067
|
Filing Dt:
|
12/09/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
CROSSTALK COMPENSATION FOR HIGH SPEED, REDUCED SWING CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13316104
|
Filing Dt:
|
12/09/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
DEEP ISOLATION TRENCH STRUCTURE AND DEEP TRENCH CAPACITOR ON A SEMICONDUCTOR-ON-INSULATOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13316620
|
Filing Dt:
|
12/12/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
IIMPLEMENTING ENHANCED APERTURE FUNCTION CALIBRATION FOR LOGIC BUILT IN SELF TEST (LBIST)
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13316635
|
Filing Dt:
|
12/12/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
Method and Structure For Forming On-Chip High Quality Capacitors With ETSOI Transistors
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13316641
|
Filing Dt:
|
12/12/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
Method and Structure For Forming ETSOI Capacitors, Diodes, Resistors and Back Gate Contacts
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13316978
|
Filing Dt:
|
12/12/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
RESIZED WAFER WITH A NEGATIVE PHOTORESIST RING AND DESIGN STRUCTURES THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13323033
|
Filing Dt:
|
12/12/2011
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
STRUCTURE AND METHOD OF FORMING ENHANCED ARRAY DEVICE ISOLATION FOR IMPLANTED PLATE EDRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13323093
|
Filing Dt:
|
12/12/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
LOCALLY TAILORING CHEMICAL MECHANICAL POLISHING (CMP) POLISH RATE FOR DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13323285
|
Filing Dt:
|
12/12/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
Method of Manufacturing a Film Bulk Acoustic Resonator with a Loading Element
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13323514
|
Filing Dt:
|
12/12/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
DESIGN STRUCTURE INCLUDING VOLTAGE CONTROLLED NEGATIVE RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
13324092
|
Filing Dt:
|
12/13/2011
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
REFLECTIVE FILM INTERFACE TO RESTORE TRANSVERSE MAGNETIC WAVE CONTRAST IN LITHOGRAPHIC PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
13324499
|
Filing Dt:
|
12/13/2011
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
METAL WIRING STRUCTURES FOR UNIFORM CURRENT DENSITY IN C4 BALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13324699
|
Filing Dt:
|
12/13/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH TRANSISTOR LOCAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
13324740
|
Filing Dt:
|
12/13/2011
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH TRANSISTOR LOCAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13325102
|
Filing Dt:
|
12/14/2011
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
CONSTRUCTING A CLOCK TREE FOR AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13325307
|
Filing Dt:
|
12/14/2011
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
DYNAMICALLY ADJUSTING PIPELINED DATA PATHS FOR IMPROVED POWER MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13326404
|
Filing Dt:
|
12/15/2011
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
METHOD FOR USING A TOPCOAT COMPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13326409
|
Filing Dt:
|
12/15/2011
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
MICRO-ELECTRO-MECHANICAL STRUCTURE (MEMS) CAPACITOR DEVICES, CAPACITOR TRIMMING THEREOF AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
13326767
|
Filing Dt:
|
12/15/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
NON-VOLATILE MEMORY STRUCTURE EMPLOYING HIGH-K GATE DIELECTRIC AND METAL GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13326825
|
Filing Dt:
|
12/15/2011
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
FETS WITH HYBRID CHANNEL MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13326845
|
Filing Dt:
|
12/15/2011
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
METHOD FOR MANUFACTURING SPLIT FLEX CABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13327847
|
Filing Dt:
|
12/16/2011
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
ASYNCHRONOUS CIRCUIT WITH AN AT-SPEED BUILT-IN SELF-TEST (BIST) ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13327870
|
Filing Dt:
|
12/16/2011
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
LOW THRESHOLD VOLTAGE CMOS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13328015
|
Filing Dt:
|
12/16/2011
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
HYBRID CMOS NANOWIRE MESH DEVICE AND FINFET DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13328069
|
Filing Dt:
|
12/16/2011
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
HYBRID CMOS NANOWIRE MESH DEVICE AND PDSOI DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13328106
|
Filing Dt:
|
12/16/2011
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
HYBRID CMOS NANOWIRE MESH DEVICE AND BULK CMOS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13328358
|
Filing Dt:
|
12/16/2011
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
RARE-EARTH OXIDE ISOLATED SEMICONDUCTOR FIN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13328942
|
Filing Dt:
|
12/16/2011
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
LAYOUT-SPECIFIC CLASSIFICATION AND PRIORITIZATION OF RECOMMENDED RULES VIOLATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13329604
|
Filing Dt:
|
12/19/2011
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
V-GROOVE SOURCE/DRAIN MOSFET AND PROCESS FOR FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13331606
|
Filing Dt:
|
12/20/2011
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING SELF-ALIGNED CONTACT BARS AND METAL LINES WITH INCREASED VIA LANDING REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13331842
|
Filing Dt:
|
12/20/2011
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
Methods of Forming Metal Silicide Regions on Semiconductor Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13331951
|
Filing Dt:
|
12/20/2011
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
METHODS FOR THE FABRICATION OF INTEGRATED CIRCUITS INCLUDING BACK-ETCHING OF RAISED CONDUCTIVE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
13332619
|
Filing Dt:
|
12/21/2011
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
METHOD OF MAKING CAPACITOR WITH A SEALING LINER AND SEMICONDUCTOR DEVICE COMPRISING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13332676
|
Filing Dt:
|
12/21/2011
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
METHODS OF FORMING ISOLATION STRUCTURES ON FINFET SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13332991
|
Filing Dt:
|
12/21/2011
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
SOURCE-DRAIN EXTENSION FORMATION IN REPLACEMENT METAL GATE TRANSISTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13333408
|
Filing Dt:
|
12/21/2011
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR IDENTIFYING SIMILAR MOLECULES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13334903
|
Filing Dt:
|
12/22/2011
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
Proactive Cooling Of Chips Using Workload Information and Controls
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13335155
|
Filing Dt:
|
12/22/2011
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
ENERGY-EFFICIENT ROW DRIVER FOR PROGRAMMING PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13335237
|
Filing Dt:
|
12/22/2011
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
DRIFT MITIGATION FOR MULTI-BITS PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13335310
|
Filing Dt:
|
12/22/2011
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
PARALLEL PROGRAMMING SCHEME IN MULTI-BIT PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13336251
|
Filing Dt:
|
12/23/2011
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
THIN HETEROSTRUCTURE CHANNEL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13337874
|
Filing Dt:
|
12/27/2011
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
FINFET WITH MERGED FINS AND VERTICAL SILICIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13339842
|
Filing Dt:
|
12/29/2011
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
High-K Metal Gate Electrode Structure Formed by Removing a Work Function on Sidewalls in Replacement Gate Technology
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13342228
|
Filing Dt:
|
01/03/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
METHOD AND SYSTEM FOR GENERATING A PLACEMENT LAYOUT OF A VLSI CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13342409
|
Filing Dt:
|
01/03/2012
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
HIGH DENSITY DATA STORAGE MEDIUM, METHOD AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13342435
|
Filing Dt:
|
01/03/2012
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS) DEVICE HAVING GATE STRUCTURES CONNECTED BY A METAL GATE CONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
13342453
|
Filing Dt:
|
01/03/2012
|
Title:
|
LEAKAGE TOLERANT PHASE LOCKED LOOP CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13342689
|
Filing Dt:
|
01/03/2012
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
MICRO-ELECTRO-MECHANICAL SYSTEM (MEMS) CAPACITIVE OHMIC SWITCH AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13342697
|
Filing Dt:
|
01/03/2012
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
HIGH RESISTIVITY SILICON-ON-INSULATOR SUBSTRATE AND METHOD OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13342797
|
Filing Dt:
|
01/03/2012
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
POWER SIGE HETEROJUNCTION BIPOLAR TRANSISTOR (HBT) WITH IMPROVED DRIVE CURRENT BY STRAIN COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
13343080
|
Filing Dt:
|
01/04/2012
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
LCR TEST CIRCUIT STRUCTURE FOR DETECTING METAL GATE DEFECT CONDITIONS
|
|