|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13403252
|
Filing Dt:
|
02/23/2012
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
VDIFF MAX LIMITER IN SRAMS FOR IMPROVED YIELD AND POWER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
13403457
|
Filing Dt:
|
02/23/2012
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13403799
|
Filing Dt:
|
02/23/2012
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
VERIFICATION TECHNIQUES FOR LIVENESS CHECKING OF LOGIC DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13404212
|
Filing Dt:
|
02/24/2012
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
METHODS AND SYSTEMS FOR MEMORY DEVICES WITH ASYMMETRIC SWITCHING CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
13404485
|
Filing Dt:
|
02/24/2012
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
METHODS OF DESIGNING AN INDUCTOR HAVING OPENING ENCLOSED WITHIN CONDUCTIVE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
13404759
|
Filing Dt:
|
02/24/2012
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
VERTICAL FLOATING BODY STORAGE TRANSISTORS FORMED IN BULK DEVICES AND HAVING BURIED SENSE AND WORD LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13405587
|
Filing Dt:
|
02/27/2012
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
METAL PEROXO COMPOUNDS WITH ORGANIC CO-LIGANDS FOR ELECTRON BEAM, DEEP UV AND EXTREME UV PHOTORESIST APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13405682
|
Filing Dt:
|
02/27/2012
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
GATE-ALL AROUND SEMICONDUCTOR NANOWIRE FET'S ON BULK SEMICODUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13405732
|
Filing Dt:
|
02/27/2012
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
PAD-LESS GATE-ALL AROUND SEMICONDUCTOR NANOWIRE FETS ON BULK SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13406096
|
Filing Dt:
|
02/27/2012
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
THREE-TERMINAL CASCADE SWITCH FOR CONTROLLING STATIC POWER CONSUMPTION IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13406652
|
Filing Dt:
|
02/28/2012
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
MULTI-GATE NON-PLANAR FIELD EFFECT TRANSISTOR STRUCTURE AND METHOD OF FORMING THE STRUCTURE USING A DOPANT IMPLANT PROCESS TO TUNE DEVICE DRIVE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13406695
|
Filing Dt:
|
02/28/2012
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
APPARATUS FOR EXTERNALLY CHANGING THE DIRECTION OF AIR FLOWING THROUGH ELECTRONIC EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13406838
|
Filing Dt:
|
02/28/2012
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
SOLAR CELL MADE IN A SINGLE PROCESSING CHAMBER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13406869
|
Filing Dt:
|
02/28/2012
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
SUPERIOR INTEGRITY OF HIGH-K METAL GATE STACKS BY CAPPING STI REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
13406897
|
Filing Dt:
|
02/28/2012
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
DYNAMICALLY DETERMINING NUMBER OF SIMULATIONS REQUIRED FOR CHARACTERIZING INTRA-CIRCUIT INCONGRUENT VARIATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13406901
|
Filing Dt:
|
02/28/2012
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A DIE SEAL HAVING AN INTEGRATED ALIGNMENT MARK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13406956
|
Filing Dt:
|
02/28/2012
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
PRECISION PEAK MATCHING IN LIQUID CHROMATOGRAPHY-MASS SPECTROSCOPY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13407813
|
Filing Dt:
|
02/29/2012
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
SENSE SCHEME FOR PHASE CHANGE MATERIAL CONTENT ADDRESSABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13408139
|
Filing Dt:
|
02/29/2012
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
METHODS OF FORMING BULK FINFET DEVICES WITH REPLACEMENT GATES SO AS TO REDUCE PUNCH THROUGH LEAKAGE CURRENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13408141
|
Filing Dt:
|
02/29/2012
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
INTERLEVEL CONDUCTIVE LIGHT SHIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13408187
|
Filing Dt:
|
02/29/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
STRUCTURE AND METHOD OF FORMING ENHANCED ARRAY DEVICE ISOLATION FOR IMPLANTED PLATE EDRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13408291
|
Filing Dt:
|
02/29/2012
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH NARROW, METAL FILLED OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13408300
|
Filing Dt:
|
02/29/2012
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
THROUGH SILICON VIA NOISE SUPPRESSION USING BURIED INTERFACE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
13408407
|
Filing Dt:
|
02/29/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
LENGTHENING LIFE OF A LIMITED LIFE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13408658
|
Filing Dt:
|
02/29/2012
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
METHODS FOR FORMING A BONDED SEMICONDUCTOR SUBSTRATE INCLUDING A COOLING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13410466
|
Filing Dt:
|
03/02/2012
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
IC HAVING VIABAR INTERCONNECTION AND RELATED METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13411068
|
Filing Dt:
|
03/02/2012
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
DEFECT DETECTION ON CHARACTERISTICALLY CAPACITIVE CIRCUIT NODES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
13413825
|
Filing Dt:
|
03/07/2012
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
MULTI-OUTPUT PLL OUTPUT SHIFT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13414133
|
Filing Dt:
|
03/07/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
IMPLEMENTING RC AND COUPLING DELAY CORRECTION FOR SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13414742
|
Filing Dt:
|
03/08/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
Fuse and Integrated Conductor
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13414877
|
Filing Dt:
|
03/08/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
STRUCTURES AND METHODS FOR DETECTING SOLDER WETTING OF PEDESTAL SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13414946
|
Filing Dt:
|
03/08/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
HNO3 SINGLE WAFER CLEAN PROCESS TO STRIP NICKEL AND FOR MOL POST ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13414954
|
Filing Dt:
|
03/08/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
ASYMMETRIC COMPLEMENTARY DIPOLE ILLUMINATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13414971
|
Filing Dt:
|
03/08/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
MULTIPLE PATTERNING PROCESS FOR FORMING TRENCHES OR HOLES USING STITCHED ASSIST FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13415012
|
Filing Dt:
|
03/08/2012
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
DETERMINING CELL-STATE IN PHASE-CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13415106
|
Filing Dt:
|
03/08/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
ASYMMETRIC COMPLEMENTARY DIPOLE ILLUMINATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13415159
|
Filing Dt:
|
03/08/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
INTERCONNECT STRUCTURE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13415372
|
Filing Dt:
|
03/08/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
METAL DENSITY AWARE SIGNAL ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13415492
|
Filing Dt:
|
03/08/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
NISI REWORK PROCEDURE TO REMOVE PLATINUM RESIDUALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13415532
|
Filing Dt:
|
03/08/2012
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
METAL DENSITY AWARE SIGNAL ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13415902
|
Filing Dt:
|
03/09/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
SELF-ALIGNED POLYMER PASSIVATION/ALUMINUM PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13415946
|
Filing Dt:
|
03/09/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
HYBRID IO CELL FOR WIREBOND AND C4 APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13416354
|
Filing Dt:
|
03/09/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
EFFICIENCY IN ANTIREFLECTIVE COATING LAYERS FOR SOLAR CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13417491
|
Filing Dt:
|
03/12/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
PROCESSES FOR FORMING INTEGRATED CIRCUITS AND INTEGRATED CIRCUITS FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13417651
|
Filing Dt:
|
03/12/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
ASYMMETRIC TRANSISTOR DEVICES FORMED BY ASYMMETRIC SPACERS AND TILTED IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13417829
|
Filing Dt:
|
03/12/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
NANOMESH SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13417879
|
Filing Dt:
|
03/12/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
Continuously Referencing Signals Over Multiple Layers in Laminate Packages
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13417900
|
Filing Dt:
|
03/12/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
STRUCTURE AND METHOD TO FORM EDRAM ON SOI SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13418421
|
Filing Dt:
|
03/13/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
MULTIPLE EXPOSURE PHOTOLITHOGRAPHY METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13418423
|
Filing Dt:
|
03/13/2012
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
ENCODING A DATA WORD FOR WRITING THE ENCODED DATA WORD IN A MULTI-LEVEL SOLID STATE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13418454
|
Filing Dt:
|
03/13/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
CARBON NANOTUBE STRUCTURES FOR ENHANCEMENT OF THERMAL DISSIPATION FROM SEMICONDUCTOR MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13418659
|
Filing Dt:
|
03/13/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
METHOD OF MANUFACTURING AN INTERCONNECT STRUCTURE AND DESIGN STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13418716
|
Filing Dt:
|
03/13/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
HYBRID BONDING INTERFACE FOR 3-DIMENSIONAL CHIP INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13418818
|
Filing Dt:
|
03/13/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
STRUCTURE WITH SELF ALIGNED RESIST LAYER ON AN INTERCONNECT SURFACE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13418895
|
Filing Dt:
|
03/13/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
METHODS OF MAKING JOGGED LAYOUT ROUTINGS DOUBLE PATTERNING COMPLIANT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13418921
|
Filing Dt:
|
03/13/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
MONOLITHIC HIGH VOLTAGE MULTIPLIER HAVING HIGH VOLTAGE SEMICONDUCTOR DIODES AND HIGH-K CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
13419286
|
Filing Dt:
|
03/13/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
AUTOMATED HYBRID METROLOGY FOR SEMICONDUCTOR DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13419508
|
Filing Dt:
|
03/14/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
FORMATION OF FINFET GATE SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13419522
|
Filing Dt:
|
03/14/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
SINGLE MASK ADDER PHASE CHANGE MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13419624
|
Filing Dt:
|
03/14/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING CAPACITORS AND MEMORY DEVICES ON SEMICONDUCTOR-ON-INSULATOR (SOI) SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13419877
|
Filing Dt:
|
03/14/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
PROGRAMMABLE FUSE STRUCTURE AND METHODS OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13419927
|
Filing Dt:
|
03/14/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
STRESS-GENERATING SHALLOW TRENCH ISOLATION STRUCTURE HAVING DUAL COMPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13420412
|
Filing Dt:
|
03/14/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13420724
|
Filing Dt:
|
03/15/2012
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
ELECTRICALLY PROGRAMMABLE FUSE USING ANISOMETRIC CONTACTS AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13421154
|
Filing Dt:
|
03/15/2012
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
PROTECTION OF REACTIVE METAL SURFACES OF SEMICONDUCTOR DEVICES DURING SHIPPING BY PROVIDING AN ADDITIONAL PROTECTION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13421242
|
Filing Dt:
|
03/15/2012
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
PERFORMANCE ENHANCEMENT IN TRANSISTORS BY REDUCING THE RECESSING OF ACTIVE REGIONS AND REMOVING SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13421394
|
Filing Dt:
|
03/15/2012
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
REDUCING DEFECT RATE DURING DEPOSITION OF A CHANNEL SEMICONDUCTOR ALLOY INTO AN IN SITU RECESSED ACTIVE REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13421400
|
Filing Dt:
|
03/15/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
METHOD OF FABRICATING A DEVICE USING LOW TEMPERATURE ANNEAL PROCESSES, A DEVICE AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13422295
|
Filing Dt:
|
03/16/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
METHODS OF FORMING COPPER-BASED CONDUCTIVE STRUCTURES ON AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13422297
|
Filing Dt:
|
03/16/2012
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
STRUCTURE AND METHOD OF FORMING A TRANSISTOR WITH ASYMMETRIC CHANNEL AND SOURCE/DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13422390
|
Filing Dt:
|
03/16/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13422439
|
Filing Dt:
|
03/16/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
METHODS OF FORMING COPPER-BASED CONDUCTIVE STRUCTURES ON SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13423659
|
Filing Dt:
|
03/19/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
Structure and Apparatus for Cooling Integrated Circuits Using Copper Microchannels
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13423716
|
Filing Dt:
|
03/19/2012
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
STRESSED SOURCE/DRAIN CMOS AND METHOD FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13423772
|
Filing Dt:
|
03/19/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
APPARATUS AND METHODS FOR PACKAGING INTEGRATED CIRCUIT CHIPS WITH ANTENNAS FORMED FROM PACKAGE LEAD WIRES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13423838
|
Filing Dt:
|
03/19/2012
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
ORGANIC GRADED SPIN ON BARC COMPOSITIONS FOR HIGH NA LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13424447
|
Filing Dt:
|
03/20/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
Structure and method to improve etsoi mosfets with back gate
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13424613
|
Filing Dt:
|
03/20/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING TENSILE AND/OR COMPRESSIVE STRESS AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13424787
|
Filing Dt:
|
03/20/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
SELECTIVELY RAISED SOURCE/DRAIN TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13425470
|
Filing Dt:
|
03/21/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
VACUUM TRAP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13425654
|
Filing Dt:
|
03/21/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
REPLACEMENT SPACER FOR TUNNEL FETS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13425681
|
Filing Dt:
|
03/21/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
BULK SUBSTRATE FET INTEGRATED ON CMOS SOI
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13426776
|
Filing Dt:
|
03/22/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
INACTIVITY TRIGGERED SELF CLOCKING LOGIC FAMILY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13426845
|
Filing Dt:
|
03/22/2012
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
METHOD FOR FORMING A SELF-ALIGNED HARD MASK FOR CONTACT TO A TUNNEL JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13426892
|
Filing Dt:
|
03/22/2012
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
REDUCING IMPEDANCE DISCONTINUITY IN PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13427162
|
Filing Dt:
|
03/22/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
PROGRAMMABLE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
13427216
|
Filing Dt:
|
03/22/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
COMPLIMENTARY METAL-INSULATOR-METAL (MIM) CAPACITORS AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13427237
|
Filing Dt:
|
03/22/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
REPLACEMENT GATE CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13427963
|
Filing Dt:
|
03/23/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
STRUCTURE AND METHOD TO MAKE REPLACEMENT METAL GATE AND CONTACT METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13428004
|
Filing Dt:
|
03/23/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
CREATING DEEP TRENCHES ON UNDERLYING SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13428184
|
Filing Dt:
|
03/23/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
Techniques to Form Uniform and Stable Silicide
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13428277
|
Filing Dt:
|
03/23/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
FLEXIBLE FIBER TO WAFER INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13429466
|
Filing Dt:
|
03/26/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
CIRCUIT DESIGN APPROXIMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13429787
|
Filing Dt:
|
03/26/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
METHODS OF FORMING REPLACEMENT GATE STRUCTURES WITH A RECESSED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13429981
|
Filing Dt:
|
03/26/2012
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
THREAD SERIALIZATION AND DISABLEMENT TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13430018
|
Filing Dt:
|
03/26/2012
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
METHOD TO TAILOR LOCATION OF PEAK ELECTRIC FIELD DIRECTLY UNDERNEATH AN EXTENSION SPACER FOR ENHANCED PROGRAMMABILITY OF A PROMPT-SHIFT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13430028
|
Filing Dt:
|
03/26/2012
|
Publication #:
|
|
Pub Dt:
|
07/12/2012
| | | | |
Title:
|
COMBINED MATRIX-VECTOR AND MATRIX TRANSPOSE VECTOR MULTIPLY FOR A BLOCK-SPARSE MATRIX
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13430067
|
Filing Dt:
|
03/26/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
ASYMMETRIC SILICON-ON-INSULATOR SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13430177
|
Filing Dt:
|
03/26/2012
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
PATTERN FORMATION EMPLOYING SELF-ASSEMBLED MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13430179
|
Filing Dt:
|
03/26/2012
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
PATTERN FORMATION EMPLOYING SELF-ASSEMBLED MATERIAL
|
|