|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09576303
|
Filing Dt:
|
05/23/2000
|
|
Title:
|
METHOD AND APPARATUS FOR EFFICIENTLY RECOVERING FROM A FAILURE IN A DATABASE THAT INCLUDES UNLOGGED OBJECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
09576511
|
Filing Dt:
|
05/23/2000
|
|
Title:
|
BROADBAND DISTRIBUTION OF SECS-II DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09577403
|
Filing Dt:
|
05/22/2000
|
|
Title:
|
METHOD AND APPARATUS FOR AUTOMATED GENERATION OF TEST SEMICONDUCTOR WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09577457
|
Filing Dt:
|
05/24/2000
|
|
Title:
|
FLOATING INTERPOSER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
09577527
|
Filing Dt:
|
05/24/2000
|
|
Title:
|
GRAPHICS SUBSYSTEM INCLUDING A RAMDAC IC WITH DIGITAL VIDEO STORAGE INTERFACE FOR CONNECTION TO A GRAPHICS BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09577677
|
Filing Dt:
|
05/22/2000
|
|
Title:
|
IMMEDIATE NEGATIVE ACKNOWLEDGEMENT FOR A COMMUNICATION NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
09577706
|
Filing Dt:
|
05/23/2000
|
|
Title:
|
Passivating inorganic bottom anti-reflective coating (BARC) using rapid thermal anneal (RTA) with oxidizing gas
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09577756
|
Filing Dt:
|
05/23/2000
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING DEPOSITION PROCESS USING RESIDUAL GAS ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09578272
|
Filing Dt:
|
05/25/2000
|
|
Title:
|
BAND-SHIFTED LIQUID CRYSTAL STRUCTURE FOR PROJECTION OF IMAGES WITHOUT SPECTRAL DISTORTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09578362
|
Filing Dt:
|
05/25/2000
|
|
Title:
|
METHOD TO DEFINE AND TAILOR PROCESS LIMITED LITHOGRAPHIC FEATURES USING A MODIFIED HARD MASK PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
09578954
|
Filing Dt:
|
05/25/2000
|
|
Title:
|
INDEX GENERATION FOR HISTORY BASED BRANCH PREDICTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
09579245
|
Filing Dt:
|
05/25/2000
|
|
Title:
|
BRANCH PREDICTOR THAT SELECTS BETWEEN PREDICTIONS BASED ON STORED PREDICTION SELECTOR AND BRANCH PREDICTOR INDEX GENERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09579310
|
Filing Dt:
|
05/25/2000
|
|
Title:
|
Transistor having a peripherally increased gate insulation thickness and a method of fabricating the same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09580130
|
Filing Dt:
|
05/30/2000
|
|
Title:
|
PROCESS AND STRUCTURE FOR 50+ GIGAHERTZ TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
09583617
|
Filing Dt:
|
05/31/2000
|
|
Title:
|
ELECTRICAL PROBING OF SOI CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09583817
|
Filing Dt:
|
05/30/2000
|
|
Title:
|
SELF-ALIGNING VIAS FOR SEMICONDUCTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
09584301
|
Filing Dt:
|
05/31/2000
|
|
Title:
|
METHOD AND APPARATUS FOR POWERING DOWN THE CPU/MEMORY CONTROLLER COMPLEX WHILE PRESERVING THE SELF REFRESH STATE OF MEMORY IN THE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
09585199
|
Filing Dt:
|
06/01/2000
|
|
Title:
|
METHOD FOR RELATING PHOTOLITHOGRAPHY OVERLAY TARGET DAMAGE AND CHEMICAL MECHANICAL PLANARIZATION (CMP) FAULT DETECTION TO CMP TOOL INDENTIFICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09586505
|
Filing Dt:
|
06/02/2000
|
|
Title:
|
APPARATUS AND METHOD FOR ANALYZING FUNCTIONAL FAILURES IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09586516
|
Filing Dt:
|
06/02/2000
|
|
Title:
|
METHOD OF FORMING SELF-ALIGNED EXTENSION JUNCTION FOR REDUCED GATE CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
09586518
|
Filing Dt:
|
06/02/2000
|
|
Title:
|
RESISTIVITY ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09588202
|
Filing Dt:
|
06/06/2000
|
|
Title:
|
AUTOMATIC OFF-CHIP DRIVER ADJUSTMENT BASED ON LOAD CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
09588295
|
Filing Dt:
|
06/07/2000
|
|
Title:
|
PACKET CLASSIFICATION USING HASH KEY SIGNATURES GENERATED FROM INTERRUPTED HASH FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
09588351
|
Filing Dt:
|
06/07/2000
|
|
Title:
|
METHODS TO IMPROVE THE OPERATION OF SOI DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09588459
|
Filing Dt:
|
06/06/2000
|
|
Title:
|
TREATMENT SOLUTION FOR REDUCING ADHESIVE RESIN BLEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09589105
|
Filing Dt:
|
06/08/2000
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH IMPROVED LINE WIDTH ACCURACY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09589378
|
Filing Dt:
|
06/07/2000
|
|
Title:
|
Poly gate CD passivation for metrology control
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09589839
|
Filing Dt:
|
06/08/2000
|
|
Title:
|
Methods and apparatus for forming a copper interconnect
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09589922
|
Filing Dt:
|
06/07/2000
|
|
Title:
|
Impedance control using fuses
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09590685
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
SYSTEM AND METHOD FOR NETWORK MANAGEMENT OF LOCAL AREA NETWORKS HAVING NON-BLOCKING NETWORK SWITCHES CONFIGURED FOR SWITCHING DATA PACKETS BETWEEN SUBNETWORKS BASED ON MANAGEMENT POLICIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09591085
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
SYSTEM AND METHOD FOR ILLUMINATING A SEMICONDUCTOR PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09591967
|
Filing Dt:
|
06/12/2000
|
|
Title:
|
METHOD OF ENDPOINTING PLASMA STRIP PROCESS BY MEASURING WAFER TEMPERATURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09592124
|
Filing Dt:
|
06/12/2000
|
|
Title:
|
METHOD AND SYSTEM FOR FORMING A LONG CHANNEL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09592164
|
Filing Dt:
|
06/13/2000
|
|
Title:
|
Method of electroless ag layer formation for cu interconnects
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09592275
|
Filing Dt:
|
06/12/2000
|
|
Title:
|
TOP INFRARED HEATING FOR BONDING OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09593669
|
Filing Dt:
|
06/14/2000
|
|
Title:
|
Method of manufacturing a semiconductor device having copper interconnects
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09593704
|
Filing Dt:
|
06/15/2000
|
|
Title:
|
Polymers and use thereof
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09594232
|
Filing Dt:
|
06/14/2000
|
|
Title:
|
SYSTEM AND METHOD FOR INTERFACING BETWEEN A MEDIA ACCESS CONTROLLER AND A NUMBER OF PHYSICAL LAYER DEVICES USING DATA ADDRESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
09594604
|
Filing Dt:
|
06/15/2000
|
|
Title:
|
ARRANGEMENT FOR IDENTIFYING DATA PACKET TYPES FROM MULTIPLE PROTOCOL FORMATS ON A NETWORK SWITCH PORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09594606
|
Filing Dt:
|
06/15/2000
|
|
Title:
|
APPARATUS AND METHOD FOR STORING MIN TERMS IN NETWORK SWITCH PORT MEMORY FOR ACCESS AND COMPACTNESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
09594607
|
Filing Dt:
|
06/15/2000
|
|
Title:
|
FRAME IDENTIFIER FOR IDENTIFYING LAYER 2 DATA PACKET TYPES FOR UPPER LAYER PACKET CLASSIFICATION IN A NETWORK SWITCH PORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
09595039
|
Filing Dt:
|
06/15/2000
|
|
Title:
|
PROGRAMMABLE BI-DIRECTIONAL MII TESTING METHODOLOGY AND DEVICE INCLUDING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09595597
|
Filing Dt:
|
06/15/2000
|
|
Title:
|
TRANSLATION LOOKASIDE BUFFER FLUSH FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09595598
|
Filing Dt:
|
06/15/2000
|
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING BUS ACCESS FOR BUS AGENTS HAVING VARYING PRIORITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09595978
|
Filing Dt:
|
06/16/2000
|
|
Title:
|
METHOD AND STRUCTURE FOR FORMING A TRENCH IN A SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09596178
|
Filing Dt:
|
06/16/2000
|
|
Title:
|
Method for developing ultra-thin resist films
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09596260
|
Filing Dt:
|
06/16/2000
|
|
Title:
|
METHOD AND APPARATUS FOR INTERFACING A STATISTICAL PROCESS CONTROL SYSTEM WITH A MANUFACTURING PROCESS CONTROL FRAMEWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09596636
|
Filing Dt:
|
06/19/2000
|
|
Title:
|
PROVIDING GLOBAL TRANSLATIONS WITH ADDRESS SPACE NUMBERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09596750
|
Filing Dt:
|
06/15/2000
|
|
Title:
|
CU/LOW-K BEOL WITH NONCONCURRENT HYBRID DIELECTRIC INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09596820
|
Filing Dt:
|
06/19/2000
|
|
Title:
|
GATE ETCH PROCESS WITH EXTENDED CD TRIM CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09596954
|
Filing Dt:
|
06/16/2000
|
|
Title:
|
MODIFICATION OF MASK LAYOUT DATA TO IMPROVE MASK FIDELITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09596993
|
Filing Dt:
|
06/20/2000
|
|
Title:
|
Hard mask for integrated circuit fabrication
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09597098
|
Filing Dt:
|
06/20/2000
|
|
Title:
|
Process utilizing a cap layer optimized to reduce gate line over-melt
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09597623
|
Filing Dt:
|
06/20/2000
|
|
Title:
|
Dual amorphization process optimized to reduce gate line over-melt
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09597765
|
Filing Dt:
|
06/20/2000
|
|
Title:
|
INTERFACIAL OXIDATION PROCESS FOR HIGH-K GATE DIELECTRIC PROCESS INTEGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09597902
|
Filing Dt:
|
06/19/2000
|
|
Title:
|
Adhesion of silicon carbide films
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09598376
|
Filing Dt:
|
06/21/2000
|
|
Title:
|
METHOD OF REDUCING POST-DEVELOPMENT DEFECTS IN AND AROUND OPENINGS FORMED IN PHOTORESIST BY USE OF NON-PATTERNED EXPOSURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09598531
|
Filing Dt:
|
06/21/2000
|
|
Title:
|
Method of forming ultra thin gate dielectric for high performance semiconductor devices
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09599530
|
Filing Dt:
|
06/23/2000
|
|
Title:
|
METHOD TO REDUCE OCCURRENCES OF FILLET CRACKING IN FLIP-CHIP UNDERFILL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09602045
|
Filing Dt:
|
06/23/2000
|
|
Title:
|
SYSTEM FOR CONTROLLING TRANSISTOR SPACER WIDTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09602859
|
Filing Dt:
|
06/26/2000
|
|
Title:
|
AUTOMATED PROTECTION OF IC DEVICES FROM EOS (ELECTRO OVER STRESS) DAMAGE DUE TO AN UNDESIRED DC TRANSIENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09602966
|
Filing Dt:
|
06/23/2000
|
|
Title:
|
METHOD FOR INCORPORATING SUB RESOLUTION ASSIST FEATURES IN A PHOTOMASK LAYOUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09603257
|
Filing Dt:
|
06/23/2000
|
|
Title:
|
HYDROGENATED OXIDIZED SILICON CARBON MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09604267
|
Filing Dt:
|
06/26/2000
|
|
Title:
|
METHOD AND APPARATUS FOR AUTOMATED SYSTEM LEVEL TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09604539
|
Filing Dt:
|
06/27/2000
|
|
Title:
|
ELECTROMIGRATION-RESISTANT COPPER MICROSTRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09604818
|
Filing Dt:
|
06/28/2000
|
|
Title:
|
MECHANISM TO CLEAR MAC ADDRESS FROM ETHERNET SWITCH ADDRESS TABLE TO ENABLE NETWORK LINK FAIL-OVER ACROSS TWO NETWORK SEGMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09605173
|
Filing Dt:
|
06/28/2000
|
|
Title:
|
PLANARIZED PLASTIC PACKAGE MODULES FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09605592
|
Filing Dt:
|
06/28/2000
|
|
Title:
|
PROCESSOR IC PERFORMANCE METRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09605920
|
Filing Dt:
|
06/28/2000
|
|
Title:
|
NOVEL CAPACITIVELY COUPLED DTMOS ON SOI
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09606359
|
Filing Dt:
|
06/29/2000
|
|
Title:
|
POLYMER AND CERAMIC COMPOSITE ELECTRONIC SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09606651
|
Filing Dt:
|
06/28/2000
|
|
Title:
|
Method of creating selectively thin silicon/oxide for making fuly and partially depleted SOI on same waffer
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09606752
|
Filing Dt:
|
06/29/2000
|
|
Title:
|
IC DEVICE BURN-IN METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09607150
|
Filing Dt:
|
06/29/2000
|
|
Title:
|
DETECTING DIE SPEED VARIATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09608535
|
Filing Dt:
|
06/30/2000
|
|
Title:
|
SERVO GUIDED STAGE SYSTEM WITH YAW SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09608798
|
Filing Dt:
|
06/30/2000
|
|
Title:
|
ION GUN DEPOSITION AND ALIGNMENT FOR LIQUID-CRYSTAL APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09609293
|
Filing Dt:
|
06/30/2000
|
|
Title:
|
ACCURATE REAL-TIME LANDING ANGLE AND TELECENTRICITY MEASUREMENT IN LITHOGRAPHIC SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09610865
|
Filing Dt:
|
07/06/2000
|
|
Title:
|
Multi-layered pin grid array interposer apparatus and method for testing semiconductor devices having a non-pin grid array footprint
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09610867
|
Filing Dt:
|
07/06/2000
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
|
Title:
|
System level test socket
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09611519
|
Filing Dt:
|
07/07/2000
|
|
Title:
|
LOW-POWER BAND-GAP REFERENCE AND TEMPERATURE SENSOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09611670
|
Filing Dt:
|
07/06/2000
|
|
Title:
|
APPARATUS AND METHOD FOR BUFFER LIBRARY SELECTION FOR USE IN BUFFER INSERTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09611701
|
Filing Dt:
|
07/08/2000
|
|
Title:
|
METHOD FOR REDUCING THE STEP HEIGHT OF SHALLOW TRENCH ISOLATION STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
09611955
|
Filing Dt:
|
07/06/2000
|
|
Title:
|
SEMICONDUCTOR STRUCTURE HAVING RECESS WITH CONDUCTIVE METAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
09612260
|
Filing Dt:
|
07/07/2000
|
|
Title:
|
SELF-ALIGNED GATE MOSFET WITH SEPARATE GATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
09612534
|
Filing Dt:
|
07/07/2000
|
|
Title:
|
LIVE CONNECTION ENHANCEMENT FOR DATA SOURCE INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09612589
|
Filing Dt:
|
07/10/2000
|
|
Title:
|
Cool frame for protecting packaged electronic devices
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09612771
|
Filing Dt:
|
07/10/2000
|
|
Title:
|
FIELD EFFECT TRANSISTOR WITH ELECTRICALLY INDUCED DRAIN AND SOURCE EXTENSIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09612781
|
Filing Dt:
|
07/10/2000
|
|
Title:
|
Fabrication of a field effect transistor with three sided gate structure on semiconductor on insulator
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09613009
|
Filing Dt:
|
07/10/2000
|
|
Title:
|
METHODS FOR PROVIDING ESTIMATES OF THE CURRENT TIME IN A COMPUTER SYSTEM INCLUDING A LOCAL TIME SOURCE HAVING ONE OF SEVERAL POSSIBLE LEVELS OF TRUST WITH REGARD TO TIMEKEEPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09613087
|
Filing Dt:
|
07/10/2000
|
|
Title:
|
FABRICATION OF A NOTCHED GATE STRUCTURE FOR A FIELD EFFECT TRANSISTOR USING A SINGLE PATTERNING AND ETCH PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09614232
|
Filing Dt:
|
07/12/2000
|
|
Title:
|
SYNTHESIS OF SOLUBLE DERIVATIVES OF SEXITHIOPHENE AND THEIR USE AS THE SEMICONDUCTING CHANNELS IN THIN-FILM FILED-EFFECT TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09614234
|
Filing Dt:
|
07/12/2000
|
|
Title:
|
ON CHIP ALPHA-PARTICLE DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
09614300
|
Filing Dt:
|
07/12/2000
|
|
Title:
|
SYSTEM AND METHOD FOR ADHESION IMPROVEMENT AT AN INTERFACE BETWEEN FLUORINE DOPED SILICON OXIDE AND TANTALUM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09614666
|
Filing Dt:
|
07/12/2000
|
|
Title:
|
FEEDBACK CONTROL OF STRIP TIME TO REDUCE POST STRIP CRITICAL DIMENSION VARIATION IN A TRANSISTOR GATE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09614817
|
Filing Dt:
|
07/12/2000
|
|
Title:
|
Spring contact for providing high current power to an integrated circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09614894
|
Filing Dt:
|
07/12/2000
|
|
Title:
|
SELF-ALIGNED SOI DEVICE WITH BODY CONTACT AND NISI2 GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09615149
|
Filing Dt:
|
07/13/2000
|
|
Title:
|
METHOD OF ASSIGNING INTEGRATED CIRCUIT I/O SIGNALS IN AN INTEGRATED CIRCUIT PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09615481
|
Filing Dt:
|
07/13/2000
|
|
Title:
|
METHOD AND APPARATUS FOR MODELING THICKNESS PROFILES AND CONTROLLING SUBSEQUENT ETCH PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
09615767
|
Filing Dt:
|
07/13/2000
|
|
Title:
|
UNIVERSAL BOOT CODE FOR A COMPUTER NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09616473
|
Filing Dt:
|
07/14/2000
|
|
Title:
|
METHOD AND SYSTEM FOR POLISHING A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
09616862
|
Filing Dt:
|
07/14/2000
|
|
Title:
|
METHOD AND SYSTEM FOR MEASURING CHARACTERISTICS OF CURVED FEATURES
|
|
