Total properties:
547
Page
1
of
6
Pages:
1 2 3 4 5 6
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/1991
|
Application #:
|
06874748
|
Filing Dt:
|
06/16/1986
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1988
|
Application #:
|
07001069
|
Filing Dt:
|
01/07/1987
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE, IN WHICH A DOPANT IS DIFFUSED FROM ITS OXIDE INTO A SEMICONDUCTOR BODY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1990
|
Application #:
|
07021563
|
Filing Dt:
|
03/02/1987
|
|
Title:
|
SEMICONDUCTOR DEVICES HAVING LOCAL OXIDE ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/1988
|
Application #:
|
07053071
|
Filing Dt:
|
05/21/1987
|
|
Title:
|
SYNCHRONOUS LOGIC ARRAY CIRCUIT WITH DUMMY SIGNAL LINES FOR CONTROLLING AND ARRAY OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/1989
|
Application #:
|
07077154
|
Filing Dt:
|
07/24/1987
|
|
Title:
|
INTEGRATED MEMORY CIRCUIT HAVING A BLOCK SELECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/1989
|
Application #:
|
07086440
|
Filing Dt:
|
08/17/1987
|
|
Title:
|
DATA PROCESSING APPARATUS WITH ENERGY SAVING CLOCKING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/1988
|
Application #:
|
07104187
|
Filing Dt:
|
10/05/1987
|
|
Title:
|
METHOD OF FABRICATING FIELD-EFFECT TRANSISTOR UTILIZING IMPROVED GATE SIDEWALL SPACERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/1990
|
Application #:
|
07127867
|
Filing Dt:
|
12/02/1987
|
|
Title:
|
COMPLEMENTARY VOLTAGE INTERPOLATION CIRCUIT WITH TRANSMISSION DELAY COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/1990
|
Application #:
|
07203048
|
Filing Dt:
|
06/02/1988
|
|
Title:
|
OSCILLATOR CIRCUIT COMPRISING AN OSCILLATOR WITH A CMOS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/1990
|
Application #:
|
07203407
|
Filing Dt:
|
06/06/1988
|
|
Title:
|
HIGH VOLTAGE SEMICONDUCTOR WITH INTEGRATED LOW VOLTAGE CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/1989
|
Application #:
|
07208187
|
Filing Dt:
|
06/16/1988
|
|
Title:
|
LOW NOISE RELAXATION OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/1991
|
Application #:
|
07217536
|
Filing Dt:
|
07/11/1988
|
|
Title:
|
REACTIVE ION ETCHING OF SILICON WITH HYDROGEN BROMIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/1990
|
Application #:
|
07221156
|
Filing Dt:
|
07/19/1988
|
|
Title:
|
VIDEO CASSETTE RECORDER PORGRAMMING VIA TELETEXT TRANSMISSIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1989
|
Application #:
|
07231911
|
Filing Dt:
|
05/27/1988
|
|
Title:
|
A CIRCUIT FOR DRIVING A SEMICONDUCTOR DEVICE WITH PROTECTION AGAINST TRANSIENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1991
|
Application #:
|
07287582
|
Filing Dt:
|
12/16/1988
|
|
Title:
|
METHOD FOR MANUFACTURING A PLANAR ELECTRICAL INTERCONNECTION UTILIZING ISOTROPIC DEPOSITION OF CONDUCTIVE MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1992
|
Application #:
|
07297112
|
Filing Dt:
|
01/13/1989
|
|
Title:
|
TECHNIQUE FOR PLACEMENT OF PIPELINING STAGES IN MULTI-STAGE DATAPATH ELEMENTS WITH AN AUTOMATED CIRCUIT DESIGN SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1992
|
Application #:
|
07319008
|
Filing Dt:
|
03/03/1989
|
|
Title:
|
SIGNAL PROCESSOR INCLUDING PROGRAMMABLE LOGIC UNIT FORMED OF INDIVIDUALLY CONTROLLABLE OUTPUT BIT PRODUCING SECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/1994
|
Application #:
|
07356023
|
Filing Dt:
|
05/23/1989
|
|
Title:
|
METHOD AND APPARATUS FOR THE DESIGN AND FABRICATION OF INTEGRATED CIRCUITS EMPLOYING LOGIC DECOMPOSITION ALGORITHMS FOR THE TIMING OPTIMIZATION OF MULTILEVEL LOGIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/1991
|
Application #:
|
07370542
|
Filing Dt:
|
06/23/1989
|
|
Title:
|
STATIC RANDOM ACCESS MEMORY HAVING COLUMN DECODED BIT LINE BIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/1994
|
Application #:
|
07400178
|
Filing Dt:
|
08/29/1989
|
|
Title:
|
METHOD OF SYNCHRONIZING PARALLEL PROCESSORS EMPLOYING CHANNELS AND COMPILING METHOD MINIMIZING CROSS-PROCESSOR DATA DEPENDENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1992
|
Application #:
|
07427673
|
Filing Dt:
|
10/25/1989
|
|
Title:
|
DIRECTLY MIXING SYNCHRONOUS AM RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1991
|
Application #:
|
07434759
|
Filing Dt:
|
11/09/1989
|
|
Title:
|
TEMPERATURE SENSING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1991
|
Application #:
|
07440456
|
Filing Dt:
|
11/20/1989
|
|
Title:
|
TRANSISTOR MANUFACTURING PROCESS USING THREE-STEP BASE DOPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1992
|
Application #:
|
07444929
|
Filing Dt:
|
11/30/1989
|
|
Title:
|
INTEGRATED MEMORY CIRCUIT WITH INTER CONNECTED SENSE AMPLIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1991
|
Application #:
|
07462663
|
Filing Dt:
|
01/09/1990
|
|
Title:
|
APPARATUS FOR MEASURING THE QUIESCENT CURRENT OF AN INTEGRATED MONOLITHIC DIGITAL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/1991
|
Application #:
|
07468534
|
Filing Dt:
|
01/23/1990
|
|
Title:
|
SCAN TEST APPARATUS FOR ASYNCHRONOUS CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1991
|
Application #:
|
07478791
|
Filing Dt:
|
02/12/1990
|
|
Title:
|
SMPS APPARATUS HAVING A DEMAGNETIZATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1993
|
Application #:
|
07510336
|
Filing Dt:
|
04/17/1990
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING SYNCHRONIZED DATA CACHE OPERATION FOR PROCESSORS IN A PARALLEL PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1991
|
Application #:
|
07523443
|
Filing Dt:
|
05/14/1990
|
|
Title:
|
SYSTEM FOR ACHIEVING DESIRED BONDLENGTH OF ADHESIVE BETWEEN A SEMICONDUCTOR CHIP PACKAGE AND A HEATSINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/1994
|
Application #:
|
07523448
|
Filing Dt:
|
05/14/1990
|
|
Title:
|
AUTOMATIC SYNTHESIS OF INTEGRATED CIRCUITS EMPLOYING CONTROLLED INPUT DEPENDENCY DURING A DECOMPOSITION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/1994
|
Application #:
|
07592709
|
Filing Dt:
|
10/04/1990
|
|
Title:
|
SYSTEM FOR SECURING AND ELECTRICALLY CONNECTING A SEMICONDUCTOR CHIP TO A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1993
|
Application #:
|
07604729
|
Filing Dt:
|
10/22/1990
|
|
Title:
|
RANDOM ACCESS MEMORY WITH PAGE ADDRESSING MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1991
|
Application #:
|
07614043
|
Filing Dt:
|
11/09/1990
|
|
Title:
|
DYNAMICALLY CONFIGURABLE SIGNAL PROCESSOR AND PROCESSOR ARRANGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/1994
|
Application #:
|
07626819
|
Filing Dt:
|
12/13/1990
|
|
Title:
|
METHOD FOR PLACEMENT OF CONNECTORS USED INTERCONNECTING CIRCUIT COMPONENTS IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1992
|
Application #:
|
07629530
|
Filing Dt:
|
12/18/1990
|
|
Title:
|
DIGITAL-TO-ANALOG AND ANALOG-TO-DIGITAL CONVERTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1992
|
Application #:
|
07630140
|
Filing Dt:
|
12/19/1990
|
|
Title:
|
FORMATION OF COMPOSITE MONOSILICON/POLYSILICON LAYER USING REDUCED- TEMPERATURE TWO-STEP SILICON DEPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1993
|
Application #:
|
07630284
|
Filing Dt:
|
12/19/1990
|
|
Title:
|
METHOD FOR PARTITIONING OF CONNECTED CIRCUIT COMPONENTS BEFORE PLACEMENT IN ONE OR MORE INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1993
|
Application #:
|
07631618
|
Filing Dt:
|
12/21/1990
|
|
Title:
|
HIDDEN REFRESH OF A DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1993
|
Application #:
|
07632895
|
Filing Dt:
|
12/24/1990
|
|
Title:
|
CIRCUIT SIMULATION SYSTEM WITH WAKE-UP LATENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1992
|
Application #:
|
07638230
|
Filing Dt:
|
01/07/1991
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING INCREASED BREAKDOWN VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1991
|
Application #:
|
07642655
|
Filing Dt:
|
12/03/1990
|
|
Title:
|
FIELD-PROGRAMMABLE LOGIC DEVICE WITH PROGRAMMABLE FOLDBACK TO CONTROL NUMBER OF LOGIC LEVELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1992
|
Application #:
|
07644792
|
Filing Dt:
|
01/23/1991
|
|
Title:
|
VEHICLE LOCATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1993
|
Application #:
|
07650512
|
Filing Dt:
|
02/05/1991
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING OUTPUT CONTENTION RELIEF FOR DIGITAL BUFFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1992
|
Application #:
|
07655018
|
Filing Dt:
|
02/12/1991
|
|
Title:
|
VARIABLE FREQUENCY CLOCK FOR A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/1994
|
Application #:
|
07659796
|
Filing Dt:
|
02/22/1991
|
|
Title:
|
PAGE MODE COMPARATOR DECODE LOGIC FOR VARIABLE SIZE DRAM TYPES AND DIFFERENT INTERLEAVE OPTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1992
|
Application #:
|
07660197
|
Filing Dt:
|
02/21/1991
|
|
Title:
|
ENCODING SYSTEM ACCORDING TO THE SO-CALLED RSA METHOD, BY MEANS OF A MICROCONTROLLER AND ARRANGEMENT IMPLEMENTING THIS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1992
|
Application #:
|
07665377
|
Filing Dt:
|
03/05/1991
|
|
Title:
|
CMOS DELAY CIRCUIT WITH CONTROLLABLE DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1992
|
Application #:
|
07665385
|
Filing Dt:
|
03/05/1991
|
|
Title:
|
REDUCED SWITCHING NOISE OUTPUT BUFFER USING DIODE FOR QUICK TURN-OFF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1993
|
Application #:
|
07680004
|
Filing Dt:
|
04/01/1991
|
|
Title:
|
AN AUTOMATED METHOD OF INSERTING PIPELINE STAGES IN A DATA PATH ELEMENT TO ACHIEVE A SPECIFIED OPERATION FREQUENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1992
|
Application #:
|
07695490
|
Filing Dt:
|
05/03/1991
|
|
Title:
|
POWER INTEGRATED CIRCUIT HAVING REVERSE-VOLTAGE PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/1995
|
Application #:
|
07700663
|
Filing Dt:
|
05/15/1991
|
|
Title:
|
PROTECTED PROGRAMMABLE TRANSISTOR WITH REDUCED PARASITIC CAPACITANCES AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1993
|
Application #:
|
07710838
|
Filing Dt:
|
06/03/1991
|
|
Title:
|
DIGITAL OUTPUT BUFFER AND METHOD WITH SLEW RATE CONTROL AND REDUCED CROWBAR CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/1992
|
Application #:
|
07715035
|
Filing Dt:
|
06/11/1991
|
|
Title:
|
SYSTEM FOR PARTITIONING AND TESTING SUBMODULE CIRCUITS OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1992
|
Application #:
|
07718524
|
Filing Dt:
|
06/21/1991
|
|
Title:
|
METHOD OF PROVIDING POWER TO AN INTERGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1992
|
Application #:
|
07722586
|
Filing Dt:
|
06/27/1991
|
|
Title:
|
INTERBLOCK DISPERSED-WORD MEMORY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1992
|
Application #:
|
07739625
|
Filing Dt:
|
08/02/1991
|
|
Title:
|
SUPPLY PIN REARRANGEMENT FOR AN I.C.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/1994
|
Application #:
|
07747541
|
Filing Dt:
|
08/20/1991
|
|
Title:
|
METHOD FOR REGULAR PLACEMENT OF DATA PATH COMPONENTS IN VLSI CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/1994
|
Application #:
|
07748942
|
Filing Dt:
|
08/23/1991
|
|
Title:
|
CONTACTLESS INDUCTIVE DATA-TRANSMISSION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1996
|
Application #:
|
07760560
|
Filing Dt:
|
09/16/1991
|
|
Title:
|
TEMPERATURE SENSING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1992
|
Application #:
|
07761098
|
Filing Dt:
|
09/17/1991
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE BY MASKLESS PN JUNCTION ISOLATION MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1993
|
Application #:
|
07762526
|
Filing Dt:
|
09/18/1991
|
|
Title:
|
A MAGNETORESISTIVE SPEED SENSOR PROCESSING CIRCUIT UTILIZING A SYMMETRICAL HYSTERESIS SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1993
|
Application #:
|
07765597
|
Filing Dt:
|
09/26/1991
|
|
Title:
|
SYSTEM FOR ACHIEVING DESIRED BONDLENGTH OF ADHESIVE BETWEEN A SEMICONDUCTOR CHIP PACKAGE AND A HEATSINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1993
|
Application #:
|
07767171
|
Filing Dt:
|
09/27/1991
|
|
Title:
|
EXPOSED DIE-ATTACH HEATSINK PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1993
|
Application #:
|
07783040
|
Filing Dt:
|
10/25/1991
|
|
Title:
|
INTEGRATED CIRCUIT MEMORY WITH NON-BINARY ARRAY CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/1994
|
Application #:
|
07786322
|
Filing Dt:
|
10/31/1991
|
|
Title:
|
METHOD FOR MOISTURE SEALING INTEGRATED CIRCUITS USING SILICON NITRIDE SPACER PROTECTION OF OXIDE PASSIVATION EDGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1993
|
Application #:
|
07811092
|
Filing Dt:
|
12/20/1991
|
|
Title:
|
PHASE DETECTOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/1994
|
Application #:
|
07816905
|
Filing Dt:
|
01/03/1992
|
|
Title:
|
CIRCUIT ARRANGEMENT FOR GENERATING A HIGH DC VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1993
|
Application #:
|
07838625
|
Filing Dt:
|
02/19/1992
|
|
Title:
|
DOUBLE-EDGE TRIGGERED MEMORY DEVICE AND SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1993
|
Application #:
|
07842853
|
Filing Dt:
|
02/25/1992
|
|
Title:
|
VERTICAL POWER MOS DEVICE WITH INCREASED RUGGEDNESS AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1993
|
Application #:
|
07845782
|
Filing Dt:
|
03/05/1992
|
|
Title:
|
METHOD FOR REMOVING IN A CENTRIFUGE A LIQUID FROM A SURFACE OF A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/1994
|
Application #:
|
07854486
|
Filing Dt:
|
03/20/1992
|
|
Title:
|
INTEGRATED CIRCUIT PACKAGE INCLUDING A HEAT PIPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1994
|
Application #:
|
07860370
|
Filing Dt:
|
03/30/1992
|
|
Title:
|
METHOD FOR SUPPRESSING CHARGE LOSS IN EEPROMS/EPROMS AND INSTABILITIES IN SRAM LOAD RESISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/1994
|
Application #:
|
07861403
|
Filing Dt:
|
03/31/1992
|
|
Title:
|
COMPUTER DISPLAY SYSTEM USING SYSTEM MEMORY IN PLACE OR DEDICATED DISPLAY MEMORY AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1993
|
Application #:
|
07863551
|
Filing Dt:
|
07/01/1991
|
|
Title:
|
DIFFERENTIAL INPUT BUFFER-INVERTERS AND GATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1993
|
Application #:
|
07872938
|
Filing Dt:
|
04/23/1992
|
|
Title:
|
CONTROLLABLE AMPLIFIER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1993
|
Application #:
|
07895761
|
Filing Dt:
|
06/09/1992
|
|
Title:
|
A RECTIFER CIRCUIT INCLUDING FETS OF THE SAME CONDUCTIVITY TYPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/1994
|
Application #:
|
07902183
|
Filing Dt:
|
06/22/1992
|
|
Title:
|
GATE ARRAY BASES WTIH FLEXIBLE ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
07914654
|
Filing Dt:
|
07/15/1992
|
|
Title:
|
METHOD AND ARRANGEMENT FOR DRYING SUBSTRATES AFTER TREATMENT IN A LIQUID
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1994
|
Application #:
|
07918816
|
Filing Dt:
|
07/22/1992
|
|
Title:
|
PACKAGE STRUCTURE AND METHOD FOR REDUCING BOND WIRE INDUCTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/1994
|
Application #:
|
07931088
|
Filing Dt:
|
08/13/1992
|
|
Title:
|
LIQUID AGITATION AND PURIFICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
07938727
|
Filing Dt:
|
09/01/1992
|
|
Title:
|
METHOD OF MAKING FLASH MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1993
|
Application #:
|
07939215
|
Filing Dt:
|
09/02/1992
|
|
Title:
|
DETAPING MACHINE FOR REMOVAL OF INTEGRATED CIRCUIT DEVICES FROM SEALED POCKET TAPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/1995
|
Application #:
|
07945756
|
Filing Dt:
|
09/16/1992
|
|
Title:
|
MICROCIRCUIT FOR A CHIP CARD COMPRISING A PROTECTED PROGRAMMABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/1994
|
Application #:
|
07953032
|
Filing Dt:
|
09/25/1992
|
|
Title:
|
GATE ARRAY BASES WITH FLEXIBLE ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/1995
|
Application #:
|
07959179
|
Filing Dt:
|
10/09/1992
|
|
Title:
|
METHOD TO REDUCE TEST VECTORS/TEST TIME IN DEVICES USING EQUIVALENT BLOCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/1995
|
Application #:
|
07965635
|
Filing Dt:
|
10/23/1992
|
|
Title:
|
VERIFIABLE SECURITY CIRCUITRY FOR PREVENTING UNAUTHORIZED ACCESS TO PROGRAMMED READ ONLY MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/1994
|
Application #:
|
07966205
|
Filing Dt:
|
10/26/1992
|
|
Title:
|
MULTIPLYING DIGITAL-TO-ANALOGUE CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/1994
|
Application #:
|
07968607
|
Filing Dt:
|
10/29/1992
|
|
Title:
|
DISPLAY DEVICE INCLUDING A BLACK LEVEL SETTING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/1994
|
Application #:
|
07970601
|
Filing Dt:
|
10/28/1992
|
|
Title:
|
BEHAVIORAL SYNTHESIS OF CIRCUITS INCLUDING HIGH IMPEDANCE BUFFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/1995
|
Application #:
|
07971382
|
Filing Dt:
|
11/04/1992
|
|
Title:
|
SEMICONDUCTOR DEVICE CONFIGURATION WITH MULTIPLE HV-LDMOS TRANSISTORS AND A FLOATING WELL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
07974457
|
Filing Dt:
|
11/12/1992
|
|
Title:
|
PARAMETERIZED GENERIC MULTIPLIER COMPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/1996
|
Application #:
|
07975014
|
Filing Dt:
|
11/12/1992
|
|
Title:
|
PARAMETERIZED GENERIC COMPILER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1993
|
Application #:
|
07990329
|
Filing Dt:
|
12/10/1992
|
|
Title:
|
METAL PATTERNING WITH DECHLORINIZATION IN INTEGRATED CIRCUIT MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1995
|
Application #:
|
07995101
|
Filing Dt:
|
12/21/1992
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH HIGH PACKING DENSITY AND HAVING FIELD EFFECT TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1995
|
Application #:
|
08002434
|
Filing Dt:
|
01/08/1993
|
|
Title:
|
COMBINATION TV RECEIVER AND TELETEXT PROCESSOR WITH ON-SCREEN MESSAGE CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/1994
|
Application #:
|
08004477
|
Filing Dt:
|
01/12/1993
|
|
Title:
|
TEST SYSTEM INTEGRATED ON A SUBSTRATE AND A METHOD FOR USING SUCH A TEST SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/1994
|
Application #:
|
08011084
|
Filing Dt:
|
01/29/1993
|
|
Title:
|
METHOD FOR MAKING CUSP-FREE ANTI-FUSE STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/1994
|
Application #:
|
08015061
|
Filing Dt:
|
02/08/1993
|
|
Title:
|
HIGH VOLTAGE THIN FILM TRANSISTOR HAVING A LINEAR DOPING PROFILE AND METHOD FOR MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/1995
|
Application #:
|
08016113
|
Filing Dt:
|
02/10/1993
|
|
Title:
|
AUTOMATED CIRCUIT DESIGN SYSTEM AND METHOD FOR REDUCING CRITICAL PATH DELAY TIMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1995
|
Application #:
|
08021646
|
Filing Dt:
|
02/16/1993
|
|
Title:
|
METHOD FOR TESTING AN INTEGRATED CIRCUIT MEANS HAVING A HIERARCHICAL ORGANIZATION OF AT LEAST THREE LEVELS, AND INTEGRATED CIRCUIT MEANS AND INTEGRATED CIRCUIT SUITABLE FOR BEING SO TESTED
|
|
