Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 050607/0050 | |
| Pages: | 3 |
| | Recorded: | 10/02/2019 | | |
| Attorney Dkt #: | APPM/44017103US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2022
|
Application #:
|
16519246
|
Filing Dt:
|
07/23/2019
|
|
Publication #:
|
|
Pub Dt:
|
01/28/2021
| | | | |
|
Title:
|
VERTICAL TRANSISTOR FABRICATION FOR MEMORY APPLICATIONS
|
|
|
Assignee
|
|
|
|
|
| 3050 BOWERS AVENUE |
| SANTA CLARA, CALIFORNIA 95054 |
|
|
Correspondence name and address
|
| |
PATTERSON + SHERIDAN, LLP
|
| |
595 SHREWSBURY AVE
|
| |
SUITE 100
|
| |
SHREWSBURY, NJ 07702
|
Search Results as of:
05/13/2024 07:07 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
