|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13156768
|
Filing Dt:
|
06/09/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
|
Title:
|
FUEL CELL CATALYST REGENERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13158179
|
Filing Dt:
|
06/10/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
|
Title:
|
NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND DATA WRITE METHOD FOR THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13162520
|
Filing Dt:
|
06/16/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR STAGGERED START-UP OF A PREDEFINED, RANDOM, OR DYNAMIC NUMBER OF FLASH MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
13165652
|
Filing Dt:
|
06/21/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
|
Title:
|
RESISTIVE MEMORY ARRAY USING P-I-N DIODE SELECT DEVICE AND METHODS OF FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13165689
|
Filing Dt:
|
06/21/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13169656
|
Filing Dt:
|
06/27/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
|
Title:
|
MICROCONTROLLER PROGRAMMABLE SYSTEM ON A CHIP WITH PROGRAMMABLE INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13171061
|
Filing Dt:
|
06/28/2011
|
|
Title:
|
CONFIGURATION OF PROGRAMMABLE IC DESIGN ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13171186
|
Filing Dt:
|
06/28/2011
|
|
Title:
|
SIGNAL MONITORING AND CONTROL SYSTEM FOR AN OPTICAL NAVIGATION SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13173926
|
Filing Dt:
|
06/30/2011
|
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
|
Title:
|
SWITCHING REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13178504
|
Filing Dt:
|
07/08/2011
|
|
Title:
|
POWER MANAGEMENT ARCHITECTURE, METHOD AND CONFIGURATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
13179307
|
Filing Dt:
|
07/08/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
|
Title:
|
MEMORY DEVICES AND METHODS HAVING MULTIPLE ADDRESS ACCESSES IN SAME CYCLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2018
|
Application #:
|
13180337
|
Filing Dt:
|
07/11/2011
|
|
Title:
|
MEMORY DEVICES HAVING EMBEDDED HARDWARE ACCELERATION AND CORRESPONDING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13182431
|
Filing Dt:
|
07/13/2011
|
|
Title:
|
GRAPHICAL USER INTERFACE FOR DYNAMICALLY RECONFIGURING A PROGRAMMABLE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13185390
|
Filing Dt:
|
07/18/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
|
Title:
|
METHOD AND MANUFACTURE FOR EMBEDDED FLASH TO ACHIEVE HIGH QUALITY SPACERS FOR CORE AND HIGH VOLTAGE DEVICES AND LOW TEMPERATURE SPACERS FOR HIGH PERFORMANCE LOGIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13187013
|
Filing Dt:
|
07/20/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
|
Title:
|
SWITCHING REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
13190565
|
Filing Dt:
|
07/26/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
|
Title:
|
ORO AND ORPRO WITH BIT LINE TRENCH TO SUPPRESS TRANSPORT PROGRAM DISTURB
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
13191806
|
Filing Dt:
|
07/27/2011
|
|
Title:
|
CAPACITANCE MEASUREMENT SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13197624
|
Filing Dt:
|
08/03/2011
|
|
Title:
|
SYSTEM LEVEL INTERCONNECT WITH PROGRAMMABLE SWITCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13204522
|
Filing Dt:
|
08/05/2011
|
|
Title:
|
ENCODING SCHEME FOR DATA TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13204608
|
Filing Dt:
|
08/05/2011
|
|
Title:
|
AUTOMATIC API GENERATION TO FUNCTIONAL PSOC BLOCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
13216546
|
Filing Dt:
|
08/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
|
Title:
|
METHOD AND APPARATUS TO IMPLEMENT A RESET FUNCTION IN A NON-VOLATILE STATIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13227149
|
Filing Dt:
|
09/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2013
| | | | |
|
Title:
|
REDUCED ELECTROMAGNETIC INTERFERENCE FOR PULSE-WIDTH MODULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13229139
|
Filing Dt:
|
09/09/2011
|
|
Title:
|
INTEGRITY CHECKING OF CONFIGURATION DATA OF PROGRAMMABLE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13233600
|
Filing Dt:
|
09/15/2011
|
|
Title:
|
MUTLI-PANEL DISPLAY SYSTEM AND METHOD FOR OPERATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
13242703
|
Filing Dt:
|
09/23/2011
|
|
Title:
|
METHODS AND APPARATUS TO DETECT A CONDUCTIVE OBJECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
13246467
|
Filing Dt:
|
09/27/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2013
| | | | |
|
Title:
|
CAPACITANCE SENSING CIRCUITS, METHODS AND SYSTEMS HAVING GROUND INSERTION ELECTRODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13246589
|
Filing Dt:
|
09/27/2011
|
|
Title:
|
PULSE WIDTH MODULATION CIRCUITS, SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
13247248
|
Filing Dt:
|
09/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
|
Title:
|
CAPACITANCE SENSING CIRCUITS, METHODS AND SYSTEMS HAVING CONDUCTIVE TOUCH SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13247331
|
Filing Dt:
|
09/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
|
Title:
|
CAPACITIVE SENSING WITH PROGRAMMABLE LOGIC FOR TOUCH SENSE ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13247544
|
Filing Dt:
|
09/28/2011
|
|
Title:
|
METHODS, SYSTEMS, AND PHYSICAL COMPUTER-READABLE MEDIA FOR MULTIPLEXING A SINGLE END-POINT MEMORY STRUCTURE BETWEEN USB INTERFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2022
|
Application #:
|
13247779
|
Filing Dt:
|
09/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
|
Title:
|
CAPACITIVE PANEL SCANNING WITH REDUCED NUMBER OF SENSING CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13248326
|
Filing Dt:
|
09/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
|
Title:
|
METHODS AND PHYSICAL COMPUTER-READABLE STORAGE MEDIA FOR INITIATING RE-ENUMERATION OF USB 3.0 COMPATIBLE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13248355
|
Filing Dt:
|
09/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
|
Title:
|
OPTICAL NAVIGATION MODULE WITH CAPACITIVE SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13249069
|
Filing Dt:
|
09/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR SMART VCC TRIP POINT DESIGN FOR TESTABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
13252768
|
Filing Dt:
|
10/04/2011
|
|
Title:
|
OPTICAL NAVIGATION SYSTEM USING A SINGLE-PACKAGE MOTION SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13253634
|
Filing Dt:
|
10/05/2011
|
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND CONTROL METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13280937
|
Filing Dt:
|
10/25/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
|
Title:
|
MEMORY CELL ARRAY LATCHUP PREVENTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13281491
|
Filing Dt:
|
10/26/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
|
Title:
|
BURIED SILICIDE LOCAL INTERCONNECT WITH SIDEWALL SPACERS AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
13289553
|
Filing Dt:
|
11/04/2011
|
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
|
Title:
|
RESISTIVE CHANGING MEMORY CELL ARCHITECTURE HAVING A SELECT TRANSISTOR COUPLED TO A RESISTANCE CHANGING MEMORY ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13301764
|
Filing Dt:
|
11/21/2011
|
|
Title:
|
CAPACITANCE TO FREQUENCY CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13303105
|
Filing Dt:
|
11/22/2011
|
|
Title:
|
Programmable Buffer Circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13305680
|
Filing Dt:
|
11/28/2011
|
|
Title:
|
TECHNIQUES FOR GENERATING MICROCONTROLLER CONFIGURATION INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13306390
|
Filing Dt:
|
11/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
|
Title:
|
DEVICE HAVING MULTIPLE WIRE BONDS FOR A BOND AREA AND METHODS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13306840
|
Filing Dt:
|
11/29/2011
|
|
Title:
|
INPUT/OUTPUT MULTIPLEXER BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13307350
|
Filing Dt:
|
11/30/2011
|
|
Title:
|
HYBRID SENSOR MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13312398
|
Filing Dt:
|
12/06/2011
|
|
Title:
|
CONFIGURABLE SWITCHED CAPACITOR BLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
13312929
|
Filing Dt:
|
12/06/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/15/2017
| | | | |
|
Title:
|
MEMORY INTERFACE CONFIGURABLE FOR ASYNCHRONOUS AND SYNCHRONOUS OPERATION AND FOR ACCESSING STORAGE FROM ANY CLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
13313699
|
Filing Dt:
|
12/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
|
Title:
|
HIGH SPEED SERIAL PERIPHERAL INTERFACE MEMORY SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13314932
|
Filing Dt:
|
12/08/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
|
Title:
|
CAPACITIVE ELEMENT USING MOS TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13315060
|
Filing Dt:
|
12/08/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13316137
|
Filing Dt:
|
12/09/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
|
Title:
|
SWITCHABLE MEMORY DIODES BASED ON FERROELECTRIC/CONJUGATED POLYMER HETEROSTRUCTURES AND/OR THEIR COMPOSITES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13316517
|
Filing Dt:
|
12/11/2011
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
13317460
|
Filing Dt:
|
10/19/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
|
Title:
|
Minimizing disturbs in dense non volatile memory arrays
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
13323538
|
Filing Dt:
|
12/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
13324194
|
Filing Dt:
|
12/13/2011
|
|
Title:
|
SUBSTRATE BIAS FEEDBACK SCHEME TO REDUCE CHIP LEAKAGE POWER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13324759
|
Filing Dt:
|
12/13/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
|
Title:
|
METHOD OF PROGRAMMING, ERASING AND REPAIRING A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13326012
|
Filing Dt:
|
12/14/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE HAVING LOWER LEAKAGE CURRENT BETWEEN SEMICONDUCTOR SUBSTRATE AND BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13328385
|
Filing Dt:
|
12/16/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
|
Title:
|
PSOC ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13328775
|
Filing Dt:
|
12/16/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
|
Title:
|
CONTROL CIRCUIT, ELECTRONIC DEVICE, AND METHOD FOR CONTROLLING POWER SUPPLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
13328881
|
Filing Dt:
|
12/16/2011
|
|
Title:
|
Multivariable Transfer Functions
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13332178
|
Filing Dt:
|
12/20/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
|
Title:
|
SPECIALIZED UNIVERSAL SERIAL BUS CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
13337438
|
Filing Dt:
|
12/27/2011
|
|
Title:
|
LOW POWER USB 2.0 SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
13340418
|
Filing Dt:
|
12/29/2011
|
|
Title:
|
PRIVILEGED MODE METHODS AND CIRCUITS FOR PROCESSOR SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13340439
|
Filing Dt:
|
12/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
|
Title:
|
CAPACITOR POWER SOURCE TAMPER PROTECTION AND RELIABILITY TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13340453
|
Filing Dt:
|
12/29/2011
|
|
Title:
|
Device and Method of Establishing Sleep Mode Architecture for NVSRAMs
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13340667
|
Filing Dt:
|
12/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
|
Title:
|
Capacitive Sensing Button On Chip
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
13341857
|
Filing Dt:
|
12/30/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
|
Title:
|
METHODS AND APPARATUS TO DETECT A PRESENCE OF A CONDUCTIVE OBJECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
13342942
|
Filing Dt:
|
01/03/2012
|
|
Title:
|
CAPACITIVE FIELD SENSOR WITH SIGMA-DELTA MODULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13355145
|
Filing Dt:
|
01/20/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
|
Title:
|
AUTHENTICATING FERROELECTRIC RANDOM ACCESS MEMORY (F-RAM) DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13357252
|
Filing Dt:
|
01/24/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
|
Title:
|
MEMORY DEVICE HAVING TRAPEZOIDAL BITLINES AND METHOD OF FABRICATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13357842
|
Filing Dt:
|
01/25/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/25/2013
| | | | |
|
Title:
|
CONTINUOUS READ BURST SUPPORT AT HIGH CLOCK RATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13364629
|
Filing Dt:
|
02/02/2012
|
|
Title:
|
Addressing Scheme to Allow Flexible Mapping of Functions in a Programmable Logic Array
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13367212
|
Filing Dt:
|
02/06/2012
|
|
Title:
|
ON-CHIP CALIBRATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13367690
|
Filing Dt:
|
02/07/2012
|
|
Title:
|
DEVICE WITH RECONFIGURABLE CONTINUOUS AND DISCRETE TIME FUNCTIONALITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13399537
|
Filing Dt:
|
02/17/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
|
Title:
|
REDUNDANCY LOADING EFFICIENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13403242
|
Filing Dt:
|
02/23/2012
|
|
Title:
|
STOCHASTIC SIGNAL DENSITY MODULATION FOR OPTICAL TRANSDUCER CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13410630
|
Filing Dt:
|
03/02/2012
|
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
|
Title:
|
MULTIPLE COMMUNICATION CHANNELS ON MMC OR SD CMD LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13413527
|
Filing Dt:
|
03/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND CONTROL METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13415671
|
Filing Dt:
|
03/08/2012
|
|
Title:
|
PROGRAMMABLE INTERRUPT ROUTING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
13423229
|
Filing Dt:
|
03/18/2012
|
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
|
Title:
|
END-OF-LIFE RELIABILITY FOR NON-VOLATILE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13427264
|
Filing Dt:
|
03/22/2012
|
|
Title:
|
PROGRAMMABLE INPUT/OUTPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
13427845
|
Filing Dt:
|
03/22/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
|
Title:
|
BALL GRID STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
13427853
|
Filing Dt:
|
03/22/2012
|
|
Title:
|
LOW VOLTAGE DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13428320
|
Filing Dt:
|
03/23/2012
|
|
Title:
|
ADAPTIVE AMBIENT LIGHT AUTO-MOVEMENT BLOCKING IN OPTICAL NAVIGATION MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13430648
|
Filing Dt:
|
03/26/2012
|
|
Title:
|
HOST COMMUNICATION DEVICE AND METHOD WITH DATA TRANSFER SCHEDULER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13431801
|
Filing Dt:
|
03/27/2012
|
|
Title:
|
ANALOG SWITCHING SYSTEM FOR LOW CROSS-TALK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13435445
|
Filing Dt:
|
03/30/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR A REDUCED PIN COUNT (RPC) MEMORY BUS INTERFACE INCLUDING A READ DATA STROBE SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
13435890
|
Filing Dt:
|
03/30/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR DATA TRANSMISSION VIA CAPACITANCE SENSING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13437324
|
Filing Dt:
|
04/02/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
|
Title:
|
ADAPTIVELY PROGRAMMING OR ERASING FLASH MEMORY BLOCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13459206
|
Filing Dt:
|
04/29/2012
|
|
Title:
|
HIGH SPEED TIME INTERLEAVED SENSE AMPLIFIER CIRCUITS, METHODS AND MEMORY DEVICES INCORPORATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2018
|
Application #:
|
13467816
|
Filing Dt:
|
05/09/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
|
Title:
|
STACK PROCESSOR USING A FERROELECTRIC RANDOM ACCESS MEMORY (F-RAM) HAVING AN INSTRUCTION SET OPTIMIZED TO MINIMIZE MEMORY FETCH OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13467831
|
Filing Dt:
|
05/09/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
|
Title:
|
STACK PROCESSOR USING A FERROELECTRIC RANDOM ACCESS MEMORY (F-RAM) FOR BOTH CODE AND DATA SPACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13467849
|
Filing Dt:
|
05/09/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
|
Title:
|
STACK PROCESSOR USING A FERROELECTRIC RANDOM ACCESS MEMORY (F-RAM) FOR CODE SPACE AND A PORTION OF THE STACK MEMORY SPACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
13467874
|
Filing Dt:
|
05/09/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
|
Title:
|
STACK PROCESSOR USING A FERROELECTRIC RANDOM ACCESS MEMORY (F-RAM) FOR CODE SPACE AND A PORTION OF THE STACK MEMORY SPACE HAVING AN INSTRUCTION SET OPTIMIZED TO MINIMIZE PROCESSOR STACK ACCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13470117
|
Filing Dt:
|
05/11/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
|
Title:
|
ENHANCED HYDROGEN BARRIER ENCAPSULATION METHOD FOR THE CONTROL OF HYDROGEN INDUCED DEGRADATION OF FERROELECTRIC CAPACITORS IN AN F-RAM PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13471604
|
Filing Dt:
|
05/15/2012
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
|
Title:
|
POWER SUPPLY DEVICE, CONTROL CIRCUIT, ELECTRONIC DEVICE AND CONTROL METHOD FOR POWER SUPPLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13471854
|
Filing Dt:
|
05/15/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
|
Title:
|
SOFT ERROR RESISTANT CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13481582
|
Filing Dt:
|
05/25/2012
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
|
Title:
|
TABLE LOOKUP VOLTAGE COMPENSATION FOR MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13486972
|
Filing Dt:
|
06/01/2012
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
|
Title:
|
METHOD, APPARATUS, AND MANUFACTURE FOR FLASH MEMORY ADAPTIVE ALGORITHM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13490115
|
Filing Dt:
|
06/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
|
Title:
|
POWER-ON SEQUENCING FOR AN RFID TAG
|
|
