|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13865714
|
Filing Dt:
|
04/18/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
|
Title:
|
Die Seal Layout for VFTL Dual Damascene in a Semiconductor Device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
13866915
|
Filing Dt:
|
04/19/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR PROTECTION AGAINST PROCESS-INDUCED CHARGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
13867618
|
Filing Dt:
|
04/22/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
|
Title:
|
CHARGE-TRAP NOR WITH SILICON-RICH NITRIDE AS A CHARGE TRAP LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13888148
|
Filing Dt:
|
05/06/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
|
Title:
|
Graphical User Interface for Display of System Resistance
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
13892585
|
Filing Dt:
|
05/13/2013
|
|
Title:
|
SELF ALIGNED BUMP PASSIVATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13893201
|
Filing Dt:
|
05/13/2013
|
|
Title:
|
BUS SHARING SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13894218
|
Filing Dt:
|
05/14/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/28/2013
| | | | |
|
Title:
|
SELF-ALIGNED NAND FLASH SELECT-GATE WORDLINES FOR SPACER DOUBLE PATTERNING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
13913909
|
Filing Dt:
|
06/10/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
|
Title:
|
Programmable Latency Count to Achieve Higher Memory Bandwidth
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
13914308
|
Filing Dt:
|
06/10/2013
|
|
Title:
|
SYSTEM LEVEL INTERCONNECT WITH PROGRAMMABLE SWITCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
13916386
|
Filing Dt:
|
06/12/2013
|
|
Title:
|
COMBINED ANALOG ARCHITECTURE AND FUNCTIONALITY IN A MIXED-SIGNAL ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
13917141
|
Filing Dt:
|
06/13/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
|
Title:
|
Screening for Reference Cells in a Memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13917163
|
Filing Dt:
|
06/13/2013
|
|
Title:
|
MUTUAL CAPACITANCE SENSING USING A SELF-CAPACITANCE SENSING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
13917528
|
Filing Dt:
|
06/13/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
|
Title:
|
CAPACITANCE TO CODE CONVERTER WITH SIGMA-DELTA MODULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13918674
|
Filing Dt:
|
06/14/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
|
Title:
|
FLIP CHIP BONDED SEMICONDUCTOR DEVICE WITH SHELF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13920742
|
Filing Dt:
|
06/18/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
|
Title:
|
FLASH MEMORY DEVICES AND METHODS FOR FABRICATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13921056
|
Filing Dt:
|
06/18/2013
|
|
Title:
|
NVSRAM WITH INVERTED RECALL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13921956
|
Filing Dt:
|
06/19/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2016
|
Application #:
|
13924292
|
Filing Dt:
|
06/21/2013
|
|
Title:
|
METHOD MINIMIZING IMPRINT THROUGH PACKAGING OF F-RAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13927831
|
Filing Dt:
|
06/26/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
|
Title:
|
DEVICE AND METHOD FOR PREVENTING LOST SYNCHRONIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13929638
|
Filing Dt:
|
06/27/2013
|
|
Title:
|
MULTIFUNCTIONAL CONFIGURABLE ANALOG CIRCUIT BLOCK, METHODS, AND INTEGRATED CIRCUIT DEVICES HAVING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
13930756
|
Filing Dt:
|
06/28/2013
|
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
|
Title:
|
UNIVERSAL DIGITAL BLOCK INTERCONNECTION AND CHANNEL ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
13934032
|
Filing Dt:
|
07/02/2013
|
|
Title:
|
STOCHASTIC SIGNAL DENSITY MODULATION FOR OPTICAL TRANSDUCER CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13942018
|
Filing Dt:
|
07/15/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
|
Title:
|
ADJUSTING APPARATUS AND ADJUSTMENT METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13949116
|
Filing Dt:
|
07/23/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
|
Title:
|
MEMORY CELL ARRAY LATCHUP PREVENTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13964958
|
Filing Dt:
|
08/12/2013
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR A METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR WITH SOURCE SIDE PUNCH-THROUGH PROTECTION IMPLANT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
13966028
|
Filing Dt:
|
08/13/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
|
Title:
|
MICROCONTROLLER PROGRAMMABLE SYSTEM ON A CHIP WITH PROGRAMMABLE INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13966069
|
Filing Dt:
|
08/13/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2013
| | | | |
|
Title:
|
HEAT DISSIPATION METHODS AND STRUCTURES FOR SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13972008
|
Filing Dt:
|
08/21/2013
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR SMART VCC TRIP POINT DESIGN FOR TESTABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
14010134
|
Filing Dt:
|
08/26/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
|
Title:
|
METHOD FOR FABRICATING A DAMASCENE SELF-ALIGNED FERRORELECTRIC RANDOM ACCESS MEMORY (F-RAM) WITH SIMULTANEOUS FORMATION OF SIDEWALL FERROELECTRIC CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14010174
|
Filing Dt:
|
08/26/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
|
Title:
|
METHOD FOR FABRICATING A DAMASCENE SELF-ALIGNED FERRORELECTRIC RANDOM ACCESS MEMORY (F-RAM) HAVING A FERROELECTRIC CAPACITOR ALIGNED WITH A THREE DIMENSIONAL TRANSISTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
14015720
|
Filing Dt:
|
08/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
|
Title:
|
FIELD-LINE REPEATER (FLR) STRUCTURE OF A SENSE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
14021521
|
Filing Dt:
|
09/09/2013
|
|
Title:
|
CAPACITANCE SENSING DEVICES AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2019
|
Application #:
|
14026118
|
Filing Dt:
|
09/13/2013
|
|
Title:
|
METHOD FOR FABRICATING A DAMASCENE SELF-ALIGNED FERRORELECTRIC RANDOM ACCESS MEMORY (F-RAM) DEVICE STRUCTURE EMPLOYING REDUCED PROCESSING STEPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14033170
|
Filing Dt:
|
09/20/2013
|
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
|
Title:
|
DUAL STORAGE NODE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
14037023
|
Filing Dt:
|
09/25/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
|
Title:
|
OVER-VOLTAGE TOLERANT CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14040616
|
Filing Dt:
|
09/27/2013
|
|
Title:
|
FERROELECTRIC MEMORIES WITH A STRESS BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14048076
|
Filing Dt:
|
10/08/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
|
Title:
|
METHODS CIRCUITS APPARATUSES AND SYSTEMS FOR PROVIDING CURRENT TO A NON-VOLATILE MEMORY ARRAY AND NON-VOLATILE MEMORY DEVICES PRODUCED ACCORDINGLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14048863
|
Filing Dt:
|
10/08/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
|
Title:
|
SELF-ALIGNED TRENCH ISOLATION IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
14050105
|
Filing Dt:
|
10/09/2013
|
|
Title:
|
TECHNIQUES FOR PLACEMENT IN HIGHLY CONSTRAINED ARCHITECTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
14050490
|
Filing Dt:
|
10/10/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
|
Title:
|
MULTI-PASS SOFT PROGRAMMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14051584
|
Filing Dt:
|
10/11/2013
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
|
Title:
|
Non-Volatile Finfet Memory Array and Manufacturing Method Thereof
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14051828
|
Filing Dt:
|
10/11/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
|
Title:
|
SPACER FORMATION WITH STRAIGHT SIDEWALL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14051859
|
Filing Dt:
|
10/11/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
|
Title:
|
ION IMPLANTATION-ASSISTED ETCH-BACK PROCESS FOR IMPROVING SPACER SHAPE AND SPACER WIDTH CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14054265
|
Filing Dt:
|
10/15/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
|
Title:
|
METHOD FOR PROVIDING READ DATA FLOW CONTROL OR ERROR REPORTING USING A READ DATA STROBE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2019
|
Application #:
|
14054312
|
Filing Dt:
|
10/15/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
|
Title:
|
MANAGED-NAND WITH EMBEDDED RANDOM-ACCESS NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
14054657
|
Filing Dt:
|
10/15/2013
|
|
Title:
|
PROGRAMMABLE INPUT/OUTPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14054880
|
Filing Dt:
|
10/16/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
|
Title:
|
MEMORY PROGRAM UPON SYSTEM FAILURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2017
|
Application #:
|
14054884
|
Filing Dt:
|
10/16/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
|
Title:
|
HIDDEN MARKOV MODEL PROCESSING ENGINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14056547
|
Filing Dt:
|
10/17/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
|
Title:
|
MULTIPLE PHASE-SHIFT PHOTOMASK AND SEMICONDUCTOR MANUFACTURING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14058464
|
Filing Dt:
|
10/21/2013
|
|
Title:
|
CAPACITIVE FIELD SENSOR WITH SIGMA-DELTA MODULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2019
|
Application #:
|
14059077
|
Filing Dt:
|
10/21/2013
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
|
Title:
|
CONTACTS FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
14067717
|
Filing Dt:
|
10/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14068652
|
Filing Dt:
|
10/31/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
EXECUTION HISTORY TRACING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14069979
|
Filing Dt:
|
11/01/2013
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2014
| | | | |
|
Title:
|
POWER SUPPLY DEVICE, CONTROL CIRCUIT, ELECTRONIC DEVICE AND CONTROL METHOD FOR POWER SUPPLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14073031
|
Filing Dt:
|
11/06/2013
|
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
|
Title:
|
METHODS, CIRCUITS, SYSTEMS AND COMPUTER EXECUTABLE INSTRUCTION SETS FOR PROVIDING ERROR CORRECTION OF STORED DATA AND DATA STORAGE DEVICES UTILIZING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
14073914
|
Filing Dt:
|
11/07/2013
|
|
Title:
|
METHODS CIRCUITS APPARATUSES AND SYSTEMS FOR SENSING A LOGICAL STATE OF A NON-VOLATILE MEMORY CELL AND NON-VOLATILE MEMORY DEVICES PRODUCED ACCORDINGLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14077971
|
Filing Dt:
|
11/12/2013
|
|
Title:
|
AUTHENTICATING FERROELECTRIC RANDOM ACCESS MEMORY (F-RAM) DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14080844
|
Filing Dt:
|
11/15/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT, OPERATING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT, AND DEBUG SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
14081987
|
Filing Dt:
|
11/15/2013
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND CONTROL METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14085013
|
Filing Dt:
|
11/20/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
|
Title:
|
SIGNAL PROCESSOR AND COMMUNICATION DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
14091470
|
Filing Dt:
|
11/27/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
|
Title:
|
PROCESSOR SYSTEM OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14092554
|
Filing Dt:
|
11/27/2013
|
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
|
Title:
|
AUTO RESUME OF IRREGULAR ERASE STOPPAGE OF A MEMORY SECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14093703
|
Filing Dt:
|
12/02/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
|
Title:
|
GENERATION OF WAKE-UP WORDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14097126
|
Filing Dt:
|
12/04/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
|
Title:
|
UNIFORM SIGNALS FROM NON-UNIFORM PATTERNS OF ELECTRODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
14099340
|
Filing Dt:
|
12/06/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR STAGGERED START-UP OF A PREDEFINED, RANDOM OR DYNAMIC NUMBER OF FLASH MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14107729
|
Filing Dt:
|
12/16/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
|
Title:
|
Output Voltage Controller, Electronic Device, and Output Voltage Control Method
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14108780
|
Filing Dt:
|
12/17/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
|
Title:
|
PROCESS FOR FORMING EDGE WORDLINE IMPLANTS ADJACENT EDGE WORDLINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14109045
|
Filing Dt:
|
12/17/2013
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
|
Title:
|
METHODS OF FABRICATING AN F-RAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14109157
|
Filing Dt:
|
12/17/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
|
Title:
|
HTO OFFSET FOR LONG LEFFECTIVE, BETTER DEVICE PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14109464
|
Filing Dt:
|
12/17/2013
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
14132422
|
Filing Dt:
|
12/18/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
|
Title:
|
INCREASING LITHOGRAPHIC DEPTH OF FOCUS WINDOW USING WAFER TOPOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14132430
|
Filing Dt:
|
12/18/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
|
Title:
|
PARTIAL LOCAL SELF BOOSTING FOR NAND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14135863
|
Filing Dt:
|
12/20/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
|
Title:
|
CT-NOR DIFFERENTIAL BITLINE SENSING ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14136358
|
Filing Dt:
|
12/20/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
|
Title:
|
GATE FORMATION MEMORY BY PLANARIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14137203
|
Filing Dt:
|
12/20/2013
|
|
Publication #:
|
|
Pub Dt:
|
10/16/2014
| | | | |
|
Title:
|
DC-DC Converter With Adaptive Phase Compensation Controller
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2017
|
Application #:
|
14137426
|
Filing Dt:
|
12/20/2013
|
|
Title:
|
OFFSET SENSOR PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
14137635
|
Filing Dt:
|
12/20/2013
|
|
Title:
|
SIGNAL PATH AWARE ROUTING OF SUPPLY VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14143317
|
Filing Dt:
|
12/30/2013
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
|
Title:
|
Formation of Gate Sidewall Structure
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14150627
|
Filing Dt:
|
01/08/2014
|
|
Title:
|
ON-CHIP CALIBRATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14153900
|
Filing Dt:
|
01/13/2014
|
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
|
Title:
|
ELECTRICALLY PROGRAMMABLE AND ERASEABLE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14167845
|
Filing Dt:
|
01/29/2014
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR MANUFACTURING SELF-ALIGNED STI WITH SINGLE POLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2017
|
Application #:
|
14184191
|
Filing Dt:
|
02/19/2014
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING ELEMENT SEPARATION REGION FORMED FROM A RECESS-FREE TRENCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2017
|
Application #:
|
14188048
|
Filing Dt:
|
02/24/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
|
Title:
|
MEMORY SUBSYSTEM WITH WRAPPED-TO-CONTINUOUS READ
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14199837
|
Filing Dt:
|
03/06/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
|
Title:
|
Memory Access Bases on Erase Cycle Time
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
14204440
|
Filing Dt:
|
03/11/2014
|
|
Title:
|
COMPUTER-ASSISTED ROUTER FOR A PROGRAMMABLE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14207303
|
Filing Dt:
|
03/12/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
|
Title:
|
BURIED TRENCH ISOLATION IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14220628
|
Filing Dt:
|
03/20/2014
|
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
|
Title:
|
CONTROL CIRCUIT OF STEP-DOWN DC-DC CONVERTER, CONTROL CIRCUIT OF STEP-UP DC-DC CONVERTER AND STEP-UP/STEP-DOWN DC-DC CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14222227
|
Filing Dt:
|
03/21/2014
|
|
Title:
|
INPUT/OUTPUT MULTIPLEXER BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14222399
|
Filing Dt:
|
03/21/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
|
Title:
|
SYSTEM WITH MEMORY HAVING VOLTAGE APPLYING UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
14222446
|
Filing Dt:
|
03/21/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
|
Title:
|
CONTACT CONFIGURATION FOR UNDERTAKING TESTS ON CIRCUIT BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14222904
|
Filing Dt:
|
03/24/2014
|
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
|
Title:
|
METHOD OF FABRICATING A FERROELECTRIC CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
14224854
|
Filing Dt:
|
03/25/2014
|
|
Title:
|
DETECT AND DIFFERENTIATE TOUCHES FROM DIFFERENT SIZE CONDUCTIVE OBJECTS ON A CAPACITIVE BUTTON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14228899
|
Filing Dt:
|
03/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
|
Title:
|
MULTI-CHANNEL, MULTI-BANK MEMORY WITH WIDE DATA INPUT/OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14229765
|
Filing Dt:
|
03/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
|
Title:
|
MULTI-CHANNEL PHYSICAL INTERFACES AND METHODS FOR STATIC RANDOM ACCESS MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2017
|
Application #:
|
14229908
|
Filing Dt:
|
03/29/2014
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
|
Title:
|
MEMORY CELL ARRAY LATCHUP PREVENTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2018
|
Application #:
|
14254237
|
Filing Dt:
|
04/16/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
|
Title:
|
FLASH MEMORY CELLS HAVING TRENCHED STORAGE ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2017
|
Application #:
|
14258905
|
Filing Dt:
|
04/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
|
Title:
|
DIGITAL DRIVING CIRCUITS, METHODS AND SYSTEMS FOR DISPLAY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14258950
|
Filing Dt:
|
04/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
|
Title:
|
ACCESS METHODS AND CIRCUITS FOR MEMORY DEVICES HAVING MULTIPLE BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14271115
|
Filing Dt:
|
05/06/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE HAVING A CHIP MOUNTED ON AN INTERPOSER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14272376
|
Filing Dt:
|
05/07/2014
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
|
Title:
|
DEVELOPMENT, PROGRAMMING, AND DEBUGGING ENVIRONMENT
|
|
