skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:050937/0001   Pages: 964
Recorded: 10/09/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
07/31/2007
Application #:
11417390
Filing Dt:
05/03/2006
Publication #:
Pub Dt:
09/14/2006
Title:
SYNCHRONOUS CLOCK GENERATOR INCLUDING DUTY CYCLE CORRECTION
2
Patent #:
Issue Dt:
03/29/2011
Application #:
11417573
Filing Dt:
05/04/2006
Publication #:
Pub Dt:
11/08/2007
Title:
METHOD FOR READING A MULTILEVEL CELL IN A NON-VOLATILE MEMORY DEVICE
3
Patent #:
Issue Dt:
07/15/2008
Application #:
11417577
Filing Dt:
05/04/2006
Publication #:
Pub Dt:
11/08/2007
Title:
MIMICKING PROGRAM VERIFY DRAIN RESISTANCE IN A MEMORY DEVICE
4
Patent #:
Issue Dt:
09/18/2007
Application #:
11417620
Filing Dt:
05/03/2006
Publication #:
Pub Dt:
11/23/2006
Title:
LEADFRAME ALTERATION TO DIRECT COMPOUND FLOW INTO PACKAGE
5
Patent #:
Issue Dt:
09/15/2009
Application #:
11418170
Filing Dt:
05/04/2006
Publication #:
Pub Dt:
09/14/2006
Title:
METHODS FOR FORMING INTERCONNECTS IN MICROELECTRONIC WORKPIECES AND MICROELECTRONIC WORKPIECES FORMED USING SUCH METHODS
6
Patent #:
Issue Dt:
08/10/2010
Application #:
11418337
Filing Dt:
05/04/2006
Publication #:
Pub Dt:
09/14/2006
Title:
METHODS AND SYSTEMS FOR CONTROLLING TEMPERATURE DURING MICROFEATURE WORKPIECE PROCESSING, E.G. CVD DEPOSITION
7
Patent #:
Issue Dt:
06/09/2009
Application #:
11418556
Filing Dt:
05/05/2006
Publication #:
Pub Dt:
09/21/2006
Title:
METHODS OF FORMING GATELINES AND TRANSISTOR DEVICES
8
Patent #:
Issue Dt:
05/05/2009
Application #:
11418582
Filing Dt:
05/04/2006
Publication #:
Pub Dt:
11/16/2006
Title:
INTEGRATED CIRCUITRY
9
Patent #:
Issue Dt:
10/21/2008
Application #:
11418724
Filing Dt:
05/03/2006
Publication #:
Pub Dt:
11/08/2007
Title:
METHODS OF PROVIDING SEMICONDUCTOR COMPONENTS WITHIN SOCKETS
10
Patent #:
Issue Dt:
09/22/2009
Application #:
11418897
Filing Dt:
05/04/2006
Publication #:
Pub Dt:
09/07/2006
Title:
SYSTEM AND METHOD FOR AN ASYNCHRONOUS DATA BUFFER HAVING BUFFER WRITE AND READ POINTERS
11
Patent #:
Issue Dt:
01/04/2011
Application #:
11419173
Filing Dt:
05/18/2006
Publication #:
Pub Dt:
11/22/2007
Title:
METHOD AND DEVICE TO VARY GROWTH RATE OF THIN FILMS OVER SEMICONDUCTOR STRUCTURES
12
Patent #:
Issue Dt:
09/25/2007
Application #:
11419261
Filing Dt:
05/19/2006
Publication #:
Pub Dt:
12/28/2006
Title:
SEMICONDUCTOR MEMORY DEVICE
13
Patent #:
Issue Dt:
12/11/2012
Application #:
11421399
Filing Dt:
05/31/2006
Publication #:
Pub Dt:
10/05/2006
Title:
DYNAMIC ARRAYS AND OVERLAYS WITH BOUNDS POLICIES
14
Patent #:
Issue Dt:
03/29/2011
Application #:
11421614
Filing Dt:
06/01/2006
Publication #:
Pub Dt:
12/06/2007
Title:
ANTIFUSE PROGRAMMING CIRCUIT WITH SNAPBACK SELECT TRANSISTOR
15
Patent #:
Issue Dt:
06/16/2009
Application #:
11423075
Filing Dt:
06/08/2006
Publication #:
Pub Dt:
10/19/2006
Title:
METHOD AND DEVICE FOR CHECKING LITHOGRAPHY DATA
16
Patent #:
Issue Dt:
06/16/2009
Application #:
11423082
Filing Dt:
06/08/2006
Publication #:
Pub Dt:
10/19/2006
Title:
METHOD AND DEVICE FOR CHECKING LITHOGRAPHY DATA
17
Patent #:
Issue Dt:
07/07/2009
Application #:
11423197
Filing Dt:
06/09/2006
Publication #:
Pub Dt:
12/13/2007
Title:
METHOD OF FORMING A LAYER OF MATERIAL USING AN ATOMIC LAYER DEPOSITION PROCESS
18
Patent #:
Issue Dt:
04/26/2011
Application #:
11424394
Filing Dt:
06/15/2006
Publication #:
Pub Dt:
10/26/2006
Title:
SEMICONDUCTOR CONTACT DEVICE
19
Patent #:
Issue Dt:
03/24/2009
Application #:
11424401
Filing Dt:
06/15/2006
Publication #:
Pub Dt:
10/12/2006
Title:
RESISTIVE HEATER FOR THERMO OPTIC DEVICE
20
Patent #:
Issue Dt:
07/29/2008
Application #:
11426523
Filing Dt:
06/26/2006
Publication #:
Pub Dt:
10/19/2006
Title:
GATE DIELECTRIC ANTIFUSE CIRCUIT TO PROTECT A HIGH-VOLTAGE TRANSISTOR
21
Patent #:
Issue Dt:
12/11/2007
Application #:
11426768
Filing Dt:
06/27/2006
Publication #:
Pub Dt:
11/23/2006
Title:
ETCH MASK AND METHOD OF FORMING A MAGNETIC RANDOM ACCESS MEMORY STRUCTURE
22
Patent #:
Issue Dt:
11/24/2009
Application #:
11427038
Filing Dt:
06/28/2006
Publication #:
Pub Dt:
10/26/2006
Title:
WRITE ONCE READ ONLY MEMORY EMPLOYING CHARGE TRAPPING IN INSULATORS
23
Patent #:
Issue Dt:
06/17/2008
Application #:
11427569
Filing Dt:
06/29/2006
Publication #:
Pub Dt:
10/26/2006
Title:
LANTHANIDE DOPED TIOX DIELECTRIC FILMS
24
Patent #:
Issue Dt:
12/23/2008
Application #:
11428620
Filing Dt:
07/05/2006
Publication #:
Pub Dt:
10/26/2006
Title:
SEMICONDUCTOR INTEGRATED CIRCUIT PACKAGE HAVING ELECTRICALLY DISCONNECTED SOLDER BALLS FOR MOUNTING
25
Patent #:
Issue Dt:
03/11/2008
Application #:
11428625
Filing Dt:
07/05/2006
Publication #:
Pub Dt:
10/26/2006
Title:
SEMICONDUCTOR INTEGRATED CIRCUIT PACKAGE HAVING ELECTRICALLY DISCONNECTED SOLDER BALLS FOR MOUNTING
26
Patent #:
Issue Dt:
02/10/2009
Application #:
11428959
Filing Dt:
07/06/2006
Publication #:
Pub Dt:
12/21/2006
Title:
EPITAXIAL SEMICONDUCTOR LAYER AND METHOD
27
Patent #:
Issue Dt:
09/18/2007
Application #:
11429030
Filing Dt:
05/04/2006
Publication #:
Pub Dt:
09/07/2006
Title:
DYNAMIC VOLUME MANAGEMENT
28
Patent #:
Issue Dt:
07/28/2009
Application #:
11429293
Filing Dt:
05/04/2006
Publication #:
Pub Dt:
09/07/2006
Title:
METHOD AND SYSTEM FOR TRANSFERRING DATA TO AN ELECTRONIC TOY OR OTHER ELECTRONIC DEVICE
29
Patent #:
Issue Dt:
04/08/2008
Application #:
11429856
Filing Dt:
05/08/2006
Publication #:
Pub Dt:
09/07/2006
Title:
METHOD AND APPARATUS FOR INITIALIZATION OF READ LATENCY TRACKING CIRCUIT IN HIGH-SPEED DRAM
30
Patent #:
Issue Dt:
07/08/2008
Application #:
11430046
Filing Dt:
05/09/2006
Publication #:
Pub Dt:
11/30/2006
Title:
METHOD OF FORMING NON-VOLATILE RESISTANCE VARIABLE DEVICES AND METHOD OF FORMING A PROGRAMMABLE MEMORY CELL OF MEMORY CIRCUITRY
31
Patent #:
Issue Dt:
06/23/2009
Application #:
11430047
Filing Dt:
05/09/2006
Publication #:
Pub Dt:
10/19/2006
Title:
METHOD OF MANUFACTURE OF A PCRAM MEMORY CELL
32
Patent #:
Issue Dt:
06/10/2008
Application #:
11430138
Filing Dt:
05/09/2006
Publication #:
Pub Dt:
10/12/2006
Title:
MAGNETIC MEMORY HAVING SYNTHETIC ANTIFERROMAGNETIC PINNED LAYER
33
Patent #:
Issue Dt:
07/24/2007
Application #:
11430339
Filing Dt:
05/09/2006
Publication #:
Pub Dt:
10/05/2006
Title:
DATA COMPRESSION READ MODE FOR MEMORY TESTING
34
Patent #:
Issue Dt:
10/23/2007
Application #:
11430375
Filing Dt:
05/08/2006
Publication #:
Pub Dt:
09/21/2006
Title:
SUPPORT ELEMENTS FOR SEMICONDUCTOR DEVICES WITH PERIPHERALLY LOCATED BOND PADS
35
Patent #:
Issue Dt:
08/05/2008
Application #:
11430379
Filing Dt:
05/08/2006
Title:
SYSTEM AND METHOD FOR REDUCING POWER CONSUMPTION DURING EXTENDED REFRESH PERIODS OF DYNAMIC RANDOM ACCESS MEMORY DEVICES
36
Patent #:
Issue Dt:
01/15/2008
Application #:
11430470
Filing Dt:
05/08/2006
Publication #:
Pub Dt:
09/14/2006
Title:
INPUT AND OUTPUT BUFFERS HAVING SYMMETRICAL OPERATING CHARACTERISTICS AND IMMUNITY FROM VOLTAGE VARIATIONS
37
Patent #:
Issue Dt:
08/07/2007
Application #:
11430471
Filing Dt:
05/08/2006
Publication #:
Pub Dt:
09/14/2006
Title:
SYSTEM AND METHOD FOR REDUCED POWER OPEN-LOOP SYNTHESIS OF OUTPUT CLOCK SIGNALS HAVING A SELECTED PHASE RELATIVE TO AN INPUT CLOCK SIGNAL
38
Patent #:
Issue Dt:
08/25/2009
Application #:
11430483
Filing Dt:
05/09/2006
Publication #:
Pub Dt:
09/14/2006
Title:
METHODS FOR PACKAGING MICROFEATURE DEVICES AND MICROFEATURE DEVICES FORMED BY SUCH METHODS
39
Patent #:
Issue Dt:
08/17/2010
Application #:
11430540
Filing Dt:
05/08/2006
Publication #:
Pub Dt:
11/08/2007
Title:
SUBSTRATES, SYSTEMS, AND DEVICES INCLUDING STRUCTURES FOR SUPPRESSING POWER AND GROUND PLANE NOISE, AND METHODS FOR SUPPRESSING POWER AND GROUND PLANE NOISE
40
Patent #:
Issue Dt:
10/09/2007
Application #:
11430549
Filing Dt:
05/09/2006
Publication #:
Pub Dt:
10/05/2006
Title:
DATA COMPRESSION READ MODE FOR MEMORY TESTING
41
Patent #:
Issue Dt:
02/20/2007
Application #:
11430550
Filing Dt:
05/09/2006
Publication #:
Pub Dt:
09/28/2006
Title:
DATA COMPRESSION READ MODE FOR MEMORY TESTING
42
Patent #:
Issue Dt:
07/20/2010
Application #:
11430735
Filing Dt:
05/09/2006
Publication #:
Pub Dt:
09/28/2006
Title:
MICROELECTRONIC DEVICES HAVING VIAS, AND PACKAGED MICROELECTRONIC DEVICES HAVING VIAS
43
Patent #:
Issue Dt:
05/01/2007
Application #:
11430792
Filing Dt:
05/09/2006
Publication #:
Pub Dt:
09/14/2006
Title:
SILICON RICH BARRIER LAYERS FOR INTEGRATED CIRCUIT DEVICES
44
Patent #:
Issue Dt:
09/14/2010
Application #:
11431269
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
11/15/2007
Title:
METHODS OF MAKING SELF-ALIGNED NANO-STRUCTURES
45
Patent #:
Issue Dt:
02/02/2010
Application #:
11431509
Filing Dt:
05/11/2006
Publication #:
Pub Dt:
11/16/2006
Title:
SEMICONDUCTOR DEVICE HAVING A CYLINDRICAL CAPACITOR
46
Patent #:
Issue Dt:
07/14/2009
Application #:
11431958
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
11/15/2007
Title:
ELECTRICAL COMPONENTS FOR MICROELECTRONIC DEVICES AND METHODS OF FORMING THE SAME
47
Patent #:
Issue Dt:
04/28/2009
Application #:
11432009
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
09/28/2006
Title:
LOW POWER COST-EFFECTIVE ECC MEMORY SYSTEM AND METHOD
48
Patent #:
Issue Dt:
09/28/2010
Application #:
11432013
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
09/14/2006
Title:
SYSTEM AND METHOD FOR OPTIMIZING INTERCONNECTIONS OF MEMORY DEVICES IN A MULTICHIP MODULE
49
Patent #:
Issue Dt:
02/10/2009
Application #:
11432015
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
09/14/2006
Title:
SYSTEM AND METHOD FOR MULTIPLE BIT OPTICAL DATA TRANSMISSION IN MEMORY SYSTEMS
50
Patent #:
Issue Dt:
05/05/2009
Application #:
11432016
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
09/14/2006
Title:
METHOD AND SYSTEM FOR REDUCING MISMATCH BETWEEN REFERENCE AND INTENSITY PATHS IN ANALOG TO DIGITAL CONVERTERS IN CMOS ACTIVE PIXEL SENSORS
51
Patent #:
Issue Dt:
09/29/2009
Application #:
11432017
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
11/30/2006
Title:
SYSTEM AND METHOD FOR TRANSMITTING DATA PACKETS IN A COMPUTER SYSTEM HAVING A MEMORY HUB ARCHITECTURE
52
Patent #:
Issue Dt:
09/04/2007
Application #:
11432018
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
09/28/2006
Title:
SYSTEM AND METHOD FOR COMMUNICATING THE SYNCHRONIZATION STATUS OF MEMORY MODULES DURING INITIALIZATION OF THE MEMORY MODULES
53
Patent #:
Issue Dt:
11/10/2009
Application #:
11432019
Filing Dt:
05/11/2006
Publication #:
Pub Dt:
09/14/2006
Title:
MULTI-STATE MEMORY CELL WITH ASYMMETRIC CHARGE TRAPPING
54
Patent #:
Issue Dt:
10/07/2008
Application #:
11432060
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
09/14/2006
Title:
SYSTEM AND METHOD FOR READ SYNCHRONIZATION OF MEMORY MODULES
55
Patent #:
Issue Dt:
11/11/2008
Application #:
11432135
Filing Dt:
05/11/2006
Publication #:
Pub Dt:
11/15/2007
Title:
NAND ARCHITECTURE MEMORY DEVICES AND OPERATION
56
Patent #:
Issue Dt:
05/29/2007
Application #:
11432238
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
09/14/2006
Title:
MULTI-PHASE CLOCK SIGNAL GENERATOR AND METHOD HAVING INHERENTLY UNLIMITED FREQUENCY CAPABILITY
57
Patent #:
Issue Dt:
08/30/2011
Application #:
11432270
Filing Dt:
05/11/2006
Publication #:
Pub Dt:
11/15/2007
Title:
DUAL WORK FUNCTION RECESSED ACCESS DEVICE AND METHODS OF FORMING
58
Patent #:
Issue Dt:
07/20/2010
Application #:
11432301
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
01/18/2007
Title:
FLASH MEMORY DEVICE WITH IMPROVED MANAGEMENT OF PROTECTION INFORMATION
59
Patent #:
Issue Dt:
10/30/2007
Application #:
11432334
Filing Dt:
05/12/2006
Publication #:
Pub Dt:
11/23/2006
Title:
SEMICONDUCTOR DEVICE HAVING A MODULE BOARD
60
Patent #:
Issue Dt:
04/07/2009
Application #:
11432421
Filing Dt:
05/10/2006
Publication #:
Pub Dt:
11/15/2007
Title:
METHOD AND APPARATUS FOR OUTPUT DRIVER CALIBRATION
61
Patent #:
Issue Dt:
01/27/2009
Application #:
11432578
Filing Dt:
05/11/2006
Publication #:
Pub Dt:
09/21/2006
Title:
MICROMECHANICAL STRAINED SEMICONDUCTOR BY WAFER BONDING
62
Patent #:
Issue Dt:
03/16/2010
Application #:
11432739
Filing Dt:
05/11/2006
Publication #:
Pub Dt:
09/14/2006
Title:
INTERMEDIATE SEMICONDUCTOR DEVICE STRUCTURES USING PHOTOPATTERNABLE, DIELECTRIC MATERIALS
63
Patent #:
Issue Dt:
03/22/2011
Application #:
11433015
Filing Dt:
05/12/2006
Publication #:
Pub Dt:
11/15/2007
Title:
METHOD OF FABRICATING MICROELECTRONIC DEVICES
64
Patent #:
Issue Dt:
05/05/2009
Application #:
11433131
Filing Dt:
05/11/2006
Publication #:
Pub Dt:
09/28/2006
Title:
METHOD AND SYSTEM FOR SYNCHRONIZING COMMUNICATIONS LINKS IN A HUB-BASED MEMORY SYSTEM
65
Patent #:
Issue Dt:
12/25/2007
Application #:
11433182
Filing Dt:
05/11/2006
Publication #:
Pub Dt:
09/14/2006
Title:
LOW SUPPLY VOLTAGE TEMPERATURE COMPENSATED REFERENCE VOLTAGE GENERATOR AND METHOD
66
Patent #:
Issue Dt:
08/21/2007
Application #:
11433216
Filing Dt:
05/11/2006
Publication #:
Pub Dt:
09/14/2006
Title:
SYSTEM AND METHOD FOR OPEN-LOOP SYNTHESIS OF OUTPUT CLOCK SIGNALS HAVING A SELECTED PHASE RELATIVE TO AN INPUT CLOCK SIGNAL
67
Patent #:
Issue Dt:
12/02/2008
Application #:
11433217
Filing Dt:
05/11/2006
Publication #:
Pub Dt:
09/14/2006
Title:
MEMORY SYSTEM AND METHOD HAVING SELECTIVE ECC DURING LOW POWER REFRESH
68
Patent #:
Issue Dt:
01/27/2009
Application #:
11433220
Filing Dt:
05/11/2006
Publication #:
Pub Dt:
09/28/2006
Title:
SYSTEM AND METHOD FOR TESTING A MEMORY FOR A MEMORY FAILURE EXHIBITED BY A FAILING MEMORY
69
Patent #:
Issue Dt:
06/29/2010
Application #:
11433322
Filing Dt:
05/11/2006
Publication #:
Pub Dt:
09/14/2006
Title:
METHOD AND SYSTEM FOR GENERATING REFERENCE VOLTAGES FOR SIGNAL RECEIVERS
70
Patent #:
Issue Dt:
03/23/2010
Application #:
11433324
Filing Dt:
05/11/2006
Publication #:
Pub Dt:
11/15/2007
Title:
METHODS OF FORMING TRENCH ISOLATION AND METHODS OF FORMING ARRAYS OF FLASH MEMORY CELLS
71
Patent #:
Issue Dt:
02/10/2009
Application #:
11433341
Filing Dt:
05/12/2006
Publication #:
Pub Dt:
11/15/2007
Title:
METHOD AND APPARATUS FOR GENERATING READ AND VERIFY OPERATIONS IN NON-VOLATILE MEMORIES
72
Patent #:
Issue Dt:
07/13/2010
Application #:
11433383
Filing Dt:
05/15/2006
Publication #:
Pub Dt:
09/28/2006
Title:
METHOD AND APPARATUS FOR REDUCING IMAGER FLOATING DIFFUSION LEAKAGE
73
Patent #:
Issue Dt:
08/16/2011
Application #:
11433384
Filing Dt:
05/15/2006
Publication #:
Pub Dt:
11/15/2007
Title:
METHOD FOR FORMING A FLOATING GATE USING CHEMICAL MECHANICAL PLANARIZATION
74
Patent #:
Issue Dt:
08/11/2009
Application #:
11433533
Filing Dt:
05/12/2006
Publication #:
Pub Dt:
11/15/2007
Title:
NON-PLANAR TRANSISTOR AND TECHNIQUES FOR FABRICATING THE SAME
75
Patent #:
Issue Dt:
02/16/2010
Application #:
11433562
Filing Dt:
05/15/2006
Publication #:
Pub Dt:
11/15/2007
Title:
METHOD AND APPARATUS FOR PROGRAMMING FLASH MEMORY
76
Patent #:
Issue Dt:
02/26/2008
Application #:
11434475
Filing Dt:
05/15/2006
Publication #:
Pub Dt:
09/14/2006
Title:
SEMICONDUCTOR COMPONENT HAVING STIFFENER, CIRCUIT DECAL AND TERMINAL CONTACTS
77
Patent #:
Issue Dt:
09/18/2007
Application #:
11434497
Filing Dt:
05/15/2006
Publication #:
Pub Dt:
01/25/2007
Title:
USE OF NON-VOLATILE MEMORY TO PERFORM ROLLBACK FUNCTION
78
Patent #:
Issue Dt:
04/28/2009
Application #:
11434564
Filing Dt:
05/15/2006
Publication #:
Pub Dt:
11/30/2006
Title:
ROW DECODER CIRCUIT AND RELATED SYSTEM AND METHOD
79
Patent #:
Issue Dt:
04/10/2012
Application #:
11434982
Filing Dt:
05/16/2006
Publication #:
Pub Dt:
11/22/2007
Title:
METHODS FOR FILLING TRENCHES IN A SEMICONDUCTOR MATERIAL
80
Patent #:
Issue Dt:
09/25/2007
Application #:
11435421
Filing Dt:
05/17/2006
Publication #:
Pub Dt:
10/19/2006
Title:
SCALABLE HIGH DENSITY NON-VOLATILE MEMORY CELLS IN A CONTACTLESS MEMORY ARRAY
81
Patent #:
Issue Dt:
08/12/2008
Application #:
11435620
Filing Dt:
05/17/2006
Publication #:
Pub Dt:
09/21/2006
Title:
IN-SERVICE RECONFIGURABLE DRAM AND FLASH MEMORY DEVICE
82
Patent #:
Issue Dt:
04/15/2008
Application #:
11435621
Filing Dt:
05/17/2006
Publication #:
Pub Dt:
10/05/2006
Title:
IN-SERVICE RECONFIGURABLE DRAM AND FLASH MEMORY DEVICE
83
Patent #:
Issue Dt:
12/27/2011
Application #:
11435813
Filing Dt:
05/18/2006
Publication #:
Pub Dt:
09/14/2006
Title:
ISOLATION STRUCTURE FOR A MEMORY CELL USING AL2O3 DIELECTRIC
84
Patent #:
Issue Dt:
03/13/2007
Application #:
11436247
Filing Dt:
05/18/2006
Publication #:
Pub Dt:
09/21/2006
Title:
NON-PLANAR FLASH MEMORY HAVING SHIELDING BETWEEN FLOATING GATES
85
Patent #:
Issue Dt:
08/12/2008
Application #:
11436323
Filing Dt:
05/18/2006
Publication #:
Pub Dt:
11/22/2007
Title:
PROGRAMMING A NON-VOLATILE MEMORY DEVICE
86
Patent #:
Issue Dt:
07/07/2009
Application #:
11436352
Filing Dt:
05/18/2006
Publication #:
Pub Dt:
11/22/2007
Title:
NAND SYSTEM WITH A DATA WRITE FREQUENCY GREATER THAN A COMMAND-AND-ADDRESS-LOAD FREQUENCY
87
Patent #:
Issue Dt:
09/09/2008
Application #:
11436726
Filing Dt:
05/17/2006
Publication #:
Pub Dt:
11/22/2007
Title:
METHOD OF FORMING GATE ARRAYS ON A PARTIAL SOI SUBSTRATE
88
Patent #:
Issue Dt:
03/17/2009
Application #:
11436863
Filing Dt:
05/17/2006
Publication #:
Pub Dt:
11/22/2007
Title:
LOW VOLTAGE SENSE AMPLIFIER AND SENSING METHOD
89
Patent #:
Issue Dt:
04/20/2010
Application #:
11436864
Filing Dt:
05/17/2006
Publication #:
Pub Dt:
12/06/2007
Title:
APPARATUS AND METHOD FOR REDUCED PEAK POWER CONSUMPTION DURING COMMON OPERATION OF MULTI-NAND FLASH MEMORY DEVICES
90
Patent #:
Issue Dt:
04/24/2007
Application #:
11437040
Filing Dt:
05/19/2006
Publication #:
Pub Dt:
09/21/2006
Title:
SYNCHRONOUS CLOCK GENERATOR INCLUDING DUTY CYCLE CORRECTION
91
Patent #:
Issue Dt:
05/12/2009
Application #:
11437268
Filing Dt:
05/19/2006
Publication #:
Pub Dt:
03/29/2007
Title:
CHARGE-PUMP TYPE, VOLTAGE-BOOSTING DEVICE WITH REDUCED RIPPLE, IN PARTICULAR FOR NON-VOLATILE FLASH MEMORIES
92
Patent #:
Issue Dt:
04/29/2008
Application #:
11437397
Filing Dt:
05/18/2006
Publication #:
Pub Dt:
09/21/2006
Title:
MICROELECTRONIC COMPONENT ASSEMBLIES WITH RECESSED WIRE BONDS AND METHODS OF MAKING SAME
93
Patent #:
Issue Dt:
04/21/2009
Application #:
11437405
Filing Dt:
05/19/2006
Publication #:
Pub Dt:
03/08/2007
Title:
HIGH-VOLTAGE SWITCH WITH LOW OUTPUT RIPPLE FOR NON-VOLATILE FLOATING-GATE MEMORIES
94
Patent #:
Issue Dt:
08/10/2010
Application #:
11437706
Filing Dt:
05/22/2006
Publication #:
Pub Dt:
11/22/2007
Title:
METHOD AND APPARATUS FOR PROVIDING A NON-VOLATILE MEMORY WITH REDUCED CELL CAPACITIVE COUPLING
95
Patent #:
Issue Dt:
02/27/2007
Application #:
11437999
Filing Dt:
05/18/2006
Publication #:
Pub Dt:
09/21/2006
Title:
METHODS OF REDUCING FLOATING BODY EFFECT
96
Patent #:
Issue Dt:
05/05/2009
Application #:
11438419
Filing Dt:
05/23/2006
Publication #:
Pub Dt:
03/01/2007
Title:
VERTICAL WRAP-AROUND-GATE FIELD-EFFECT-TRANSISTOR FOR HIGH DENSITY, LOW VOLTAGE LOGIC AND MEMORY ARRAY
97
Patent #:
Issue Dt:
09/28/2010
Application #:
11438771
Filing Dt:
05/23/2006
Publication #:
Pub Dt:
10/05/2006
Title:
DEVICE HAVING CONDUCTIVE MATERIAL DISPOSED IN A CAVITY FORMED IN AN ISOLATION OXIDE DISPOSED IN A TRENCH
98
Patent #:
Issue Dt:
03/23/2010
Application #:
11438978
Filing Dt:
05/23/2006
Publication #:
Pub Dt:
09/28/2006
Title:
BALLISTIC DIRECT INJECTION NROM CELL ON STRAINED SILICON STRUCTURES
99
Patent #:
Issue Dt:
06/07/2011
Application #:
11439078
Filing Dt:
05/22/2006
Publication #:
Pub Dt:
11/22/2007
Title:
METHODS OF DETERMINING X-Y SPATIAL ORIENTATION OF A SEMICONDUCTOR SUBSTRATE COMPRISING AN INTEGRATED CIRCUIT, METHODS OF POSITIONING A SEMICONDUCTOR SUBSTRATE COMPRISING AN INTEGRATED CIRCUIT, METHODS OF PROCESSING A SEMICONDUCTOR SUBSTRATE, AND SEMICONDUCTOR DEVIC
100
Patent #:
Issue Dt:
03/02/2010
Application #:
11439178
Filing Dt:
05/24/2006
Publication #:
Pub Dt:
11/29/2007
Title:
PROCESS INSENSITIVE DELAY LINE
Assignor
1
Exec Dt:
07/31/2019
Assignee
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/14/2024 07:32 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT