skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:050937/0001   Pages: 964
Recorded: 10/09/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
12/18/2007
Application #:
11439635
Filing Dt:
05/23/2006
Publication #:
Pub Dt:
10/05/2006
Title:
ACCESS CIRCUIT AND METHOD FOR ALLOWING EXTERNAL TEST VOLTAGE TO BE APPLIED TO ISOLATED WELLS
2
Patent #:
Issue Dt:
03/17/2009
Application #:
11439636
Filing Dt:
05/23/2006
Publication #:
Pub Dt:
11/29/2007
Title:
SYSTEM AND METHOD FOR MORE EFFICIENTLY USING ERROR CORRECTION CODES TO FACILITATE MEMORY DEVICE TESTING
3
Patent #:
Issue Dt:
08/07/2007
Application #:
11439685
Filing Dt:
05/24/2006
Publication #:
Pub Dt:
09/21/2006
Title:
DELAY-LOCKED LOOP WITH FEEDBACK COMPENSATION
4
Patent #:
Issue Dt:
04/10/2007
Application #:
11439965
Filing Dt:
05/25/2006
Publication #:
Pub Dt:
09/21/2006
Title:
METHOD AND STRUCTURE TO REDUCE OPTICAL CROSSTALK IN A SOLID STATE IMAGER
5
Patent #:
Issue Dt:
04/15/2008
Application #:
11440181
Filing Dt:
05/25/2006
Publication #:
Pub Dt:
11/30/2006
Title:
CHIP INFORMATION MANAGING METHOD, CHIP INFORMATION MANAGING SYSTEM, AND CHIP INFORMATION MANAGING PROGRAM
6
Patent #:
Issue Dt:
05/20/2008
Application #:
11440250
Filing Dt:
05/24/2006
Publication #:
Pub Dt:
11/16/2006
Title:
VOLTAGE LEVEL TRANSLATOR CIRCUITRY
7
Patent #:
Issue Dt:
12/27/2011
Application #:
11440260
Filing Dt:
05/24/2006
Publication #:
Pub Dt:
03/29/2007
Title:
METHOD OF MANUFACTURING DEVICES HAVING VERTICAL JUNCTION EDGE
8
Patent #:
Issue Dt:
01/19/2010
Application #:
11440348
Filing Dt:
05/24/2006
Publication #:
Pub Dt:
10/26/2006
Title:
MEMORY BLOCK QUALITY IDENTIFICATION IN A MEMORY DEVICE
9
Patent #:
Issue Dt:
08/26/2008
Application #:
11440646
Filing Dt:
05/24/2006
Publication #:
Pub Dt:
09/21/2006
Title:
METHOD AND APPARATUS FOR A FLASH MEMORY DEVICE COMPRISING A SOURCE LOCAL INTERCONNECT
10
Patent #:
Issue Dt:
10/16/2007
Application #:
11440913
Filing Dt:
05/25/2006
Publication #:
Pub Dt:
09/28/2006
Title:
STACKED DIE-IN-DIE BGA PACKAGE WITH DIE HAVING A RECESS
11
Patent #:
Issue Dt:
04/22/2008
Application #:
11442506
Filing Dt:
05/25/2006
Publication #:
Pub Dt:
12/06/2007
Title:
BUILT-IN SYSTEM AND METHOD FOR TESTING INTEGRATED CIRCUIT TIMING PARAMETERS
12
Patent #:
Issue Dt:
05/20/2008
Application #:
11442510
Filing Dt:
05/25/2006
Publication #:
Pub Dt:
11/29/2007
Title:
DE-EMPHASIS SYSTEM AND METHOD FOR COUPLING DIGITAL SIGNALS THROUGH CAPACITIVELY LOADED LINES
13
Patent #:
Issue Dt:
05/19/2009
Application #:
11442515
Filing Dt:
05/25/2006
Publication #:
Pub Dt:
12/27/2007
Title:
WIDE FREQUENCY RANGE SIGNAL GENERATOR AND METHOD, AND INTEGRATED CIRCUIT TEST SYSTEM USING SAME
14
Patent #:
Issue Dt:
05/25/2010
Application #:
11443266
Filing Dt:
05/31/2006
Publication #:
Pub Dt:
01/11/2007
Title:
LAYERED RESISTANCE VARIABLE MEMORY DEVICE AND METHOD OF FABRICATION
15
Patent #:
Issue Dt:
03/03/2009
Application #:
11444404
Filing Dt:
06/01/2006
Publication #:
Pub Dt:
09/28/2006
Title:
MICROELECTRONIC IMAGING UNITS AND METHODS OF MANUFACTURING MICROELECTRONIC IMAGING UNITS
16
Patent #:
Issue Dt:
03/09/2010
Application #:
11444705
Filing Dt:
06/01/2006
Publication #:
Pub Dt:
10/19/2006
Title:
ERROR DETECTION, DOCUMENTATION, AND CORRECTION IN A FLASH MEMORY DEVICE
17
Patent #:
Issue Dt:
09/14/2010
Application #:
11444820
Filing Dt:
06/01/2006
Publication #:
Pub Dt:
10/26/2006
Title:
ERROR DETECTION, DOCUMENTATION, AND CORRECTION IN A FLASH MEMORY DEVICE
18
Patent #:
Issue Dt:
01/06/2009
Application #:
11444892
Filing Dt:
05/31/2006
Publication #:
Pub Dt:
12/28/2006
Title:
CIRCUIT AND METHOD FOR RETRIEVING DATA STORED IN SEMICONDUCTOR MEMORY CELLS
19
Patent #:
Issue Dt:
03/09/2010
Application #:
11444993
Filing Dt:
06/01/2006
Publication #:
Pub Dt:
01/11/2007
Title:
METAL-SUBSTITUTED TRANSISTOR GATES
20
Patent #:
Issue Dt:
07/06/2010
Application #:
11445000
Filing Dt:
06/01/2006
Publication #:
Pub Dt:
01/11/2007
Title:
METAL-SUBSTITUTED TRANSISTOR GATES
21
Patent #:
Issue Dt:
02/16/2010
Application #:
11445032
Filing Dt:
05/31/2006
Publication #:
Pub Dt:
09/28/2006
Title:
METHODS FOR ASSESSING ALIGNMENTS OF SUBSTRATES WITHIN DEPOSITION APPARATUSES; AND METHODS FOR ASSESSING THICKNESSES OF DEPOSITED LAYERS WITHIN DEPOSITION APPARATUSES
22
Patent #:
Issue Dt:
07/01/2008
Application #:
11445491
Filing Dt:
05/31/2006
Publication #:
Pub Dt:
12/21/2006
Title:
FLASH MEMORY DEVICE WITH NAND ARCHITECTURE WITH REDUCED CAPACITIVE COUPLING EFFECT
23
Patent #:
Issue Dt:
05/04/2010
Application #:
11445544
Filing Dt:
06/02/2006
Publication #:
Pub Dt:
12/06/2007
Title:
METHODS OF SHAPING VERTICAL SINGLE CRYSTAL SILICON WALLS AND RESULTING STRUCTURES
24
Patent #:
Issue Dt:
12/01/2009
Application #:
11445708
Filing Dt:
06/02/2006
Publication #:
Pub Dt:
12/06/2007
Title:
METHODS OF FORMING CARBON NANOTUBES AND METHODS OF FABRICATING INTEGRATED CIRCUITRY
25
Patent #:
Issue Dt:
12/08/2009
Application #:
11445718
Filing Dt:
06/02/2006
Publication #:
Pub Dt:
12/06/2007
Title:
WET ETCH SUITABLE FOR CREATING SQUARE CUTS IN SI
26
Patent #:
Issue Dt:
09/14/2010
Application #:
11445766
Filing Dt:
06/01/2006
Publication #:
Pub Dt:
12/06/2007
Title:
MASKING TECHNIQUES AND CONTACT IMPRINT RETICLES FOR DENSE SEMICONDUCTOR FABRICATION
27
Patent #:
Issue Dt:
05/25/2010
Application #:
11445907
Filing Dt:
06/02/2006
Publication #:
Pub Dt:
12/06/2007
Title:
TOPOGRAPHY BASED PATTERNING
28
Patent #:
Issue Dt:
12/01/2009
Application #:
11445911
Filing Dt:
06/02/2006
Publication #:
Pub Dt:
12/06/2007
Title:
METHODS OF FABRICATING INTERMEDIATE SEMICONDUCTOR STRUCTURES BY SELECTIVELY ETCHING POCKETS OF IMPLANTED SILICON
29
Patent #:
Issue Dt:
07/06/2010
Application #:
11446003
Filing Dt:
06/01/2006
Publication #:
Pub Dt:
12/06/2007
Title:
MICROELECTRONIC WORKPIECES AND METHODS AND SYSTEMS FOR FORMING INTERCONNECTS IN MICROELECTRONIC WORKPIECES
30
Patent #:
Issue Dt:
11/24/2009
Application #:
11446004
Filing Dt:
06/01/2006
Publication #:
Pub Dt:
10/25/2007
Title:
INTEGRATED CIRCUIT DEVICES WITH STACKED PACKAGE INTERPOSERS
31
Patent #:
Issue Dt:
12/01/2009
Application #:
11446725
Filing Dt:
06/05/2006
Publication #:
Pub Dt:
11/02/2006
Title:
FAST DATA ACCESS MODE IN A MEMORY DEVICE
32
Patent #:
Issue Dt:
03/04/2008
Application #:
11447147
Filing Dt:
06/06/2006
Publication #:
Pub Dt:
12/07/2006
Title:
METHOD FOR FORMING CAPACITOR IN SEMICONDUCTOR DEVICE
33
Patent #:
Issue Dt:
06/17/2008
Application #:
11447272
Filing Dt:
06/06/2006
Publication #:
Pub Dt:
10/05/2006
Title:
INDIVIDUAL I/O MODULATION IN MEMORY DEVICES
34
Patent #:
Issue Dt:
02/03/2009
Application #:
11447709
Filing Dt:
06/06/2006
Publication #:
Pub Dt:
12/06/2007
Title:
SEMICONDUCTOR MAGNETIC MEMORY INTEGRATING A MAGNETIC TUNNELING JUNCTION ABOVE A FLOATING-GATE MEMORY CELL
35
Patent #:
Issue Dt:
10/02/2007
Application #:
11447740
Filing Dt:
06/05/2006
Title:
METHOD AND APPARATUS FOR REDUCING OSCILLATION IN SYNCHRONOUS CIRCUITS
36
Patent #:
Issue Dt:
08/04/2009
Application #:
11447741
Filing Dt:
06/05/2006
Publication #:
Pub Dt:
10/12/2006
Title:
CHEMICAL MECHANICAL POLISHING PADS
37
Patent #:
Issue Dt:
10/21/2008
Application #:
11447808
Filing Dt:
06/06/2006
Publication #:
Pub Dt:
10/12/2006
Title:
PLATING BUSS AND A METHOD OF USE THEREOF
38
Patent #:
Issue Dt:
03/18/2008
Application #:
11447909
Filing Dt:
06/07/2006
Publication #:
Pub Dt:
10/19/2006
Title:
METHODS OF FORMING AMORPHOUS CARBON BASED NON-VOLATILE MEMORY
39
Patent #:
Issue Dt:
11/17/2009
Application #:
11447921
Filing Dt:
06/07/2006
Publication #:
Pub Dt:
10/05/2006
Title:
STRUCTURE FOR AMORPHOUS CARBON BASED NON-VOLATILE MEMORY
40
Patent #:
Issue Dt:
09/18/2007
Application #:
11448062
Filing Dt:
06/06/2006
Publication #:
Pub Dt:
06/14/2007
Title:
HIGH VOLTAGE SWITCHING CIRCUIT
41
Patent #:
Issue Dt:
05/31/2011
Application #:
11448063
Filing Dt:
06/06/2006
Publication #:
Pub Dt:
12/06/2007
Title:
METHOD FOR PROGRAMMING A NON-VOLATILE MEMORY DEVICE TO REDUCE FLOATING-GATE-TO-FLOATING-GATE COUPLING EFFECT
42
Patent #:
Issue Dt:
02/19/2008
Application #:
11448220
Filing Dt:
06/07/2006
Publication #:
Pub Dt:
10/12/2006
Title:
COMMON WORDLINE FLASH ARRAY ARCHITECTURE
43
Patent #:
Issue Dt:
02/12/2008
Application #:
11448257
Filing Dt:
06/06/2006
Publication #:
Pub Dt:
10/12/2006
Title:
SEMICONDUCTOR SUBSTRATES AND FIELD EFFECT TRANSISTOR CONSTRUCTIONS
44
Patent #:
Issue Dt:
09/23/2008
Application #:
11448375
Filing Dt:
06/06/2006
Publication #:
Pub Dt:
10/26/2006
Title:
SEMICONDUCTOR SUBSTRATE
45
Patent #:
Issue Dt:
12/16/2008
Application #:
11448996
Filing Dt:
06/07/2006
Publication #:
Pub Dt:
10/12/2006
Title:
METHOD OF EXPOSING A SUBSTRATE TO A SURFACE MICROWAVE PLASMA, ETCHING METHOD, DEPOSITION METHOD, SURFACE MICROWAVE PLASMA GENERATING APPARATUS, SEMICONDUCTOR SUBSTRATE ETCHING APPARATUS, SEMICONDUCTOR SUBSTRATE DEPOSITION APPARATUS, AND MICROWAVE PLASMA GENERATING
46
Patent #:
Issue Dt:
09/16/2008
Application #:
11449472
Filing Dt:
06/07/2006
Publication #:
Pub Dt:
10/26/2006
Title:
METHODS RELATING TO THE RECONSTRUCTION OF SEMICONDUCTOR WAFERS FOR WAFER-LEVEL PROCESSING
47
Patent #:
Issue Dt:
10/05/2010
Application #:
11449539
Filing Dt:
06/07/2006
Publication #:
Pub Dt:
10/12/2006
Title:
CONCENTRIC OR NESTED CONTAINER CAPACITOR STRUCTURE FOR INTEGRATED CIRCUITS
48
Patent #:
Issue Dt:
03/31/2009
Application #:
11449754
Filing Dt:
06/09/2006
Publication #:
Pub Dt:
12/20/2007
Title:
METHOD AND APPARATUS FOR MANAGING BEHAVIOR OF MEMORY DEVICES
49
Patent #:
Issue Dt:
03/17/2009
Application #:
11449755
Filing Dt:
06/09/2006
Publication #:
Pub Dt:
11/15/2007
Title:
METHOD, APPARATUS, AND SYSTEM FOR PROVIDING INITIAL STATE RANDOM ACCESS MEMORY
50
Patent #:
Issue Dt:
11/02/2010
Application #:
11450020
Filing Dt:
06/09/2006
Publication #:
Pub Dt:
12/13/2007
Title:
METHODS OF FORMING VARIABLE RESISTANCE MEMORY CELLS, AND METHODS OF ETCHING GERMANIUM, ANTIMONY, AND TELLURIUM-COMPRISING MATERIALS
51
Patent #:
Issue Dt:
09/16/2008
Application #:
11450485
Filing Dt:
06/09/2006
Publication #:
Pub Dt:
11/02/2006
Title:
STACKED DIE PACKAGE FOR PERIPHERAL AND CENTER DEVICE PAD LAYOUT DEVICE
52
Patent #:
Issue Dt:
04/28/2009
Application #:
11450630
Filing Dt:
06/09/2006
Publication #:
Pub Dt:
12/27/2007
Title:
LOCAL COARSE DELAY UNITS
53
Patent #:
Issue Dt:
04/14/2009
Application #:
11450661
Filing Dt:
06/08/2006
Publication #:
Pub Dt:
12/21/2006
Title:
CAPACITORLESS DRAM ON BULK SILICON
54
Patent #:
Issue Dt:
09/08/2009
Application #:
11450759
Filing Dt:
06/09/2006
Publication #:
Pub Dt:
12/13/2007
Title:
APPARATUS AND METHODS FOR PROGRAMMING MULTILEVEL-CELL NAND MEMORY DEVICES
55
Patent #:
Issue Dt:
08/25/2009
Application #:
11450760
Filing Dt:
06/09/2006
Publication #:
Pub Dt:
10/12/2006
Title:
FLASH MEMORY CELLS WITH REDUCED DISTANCES BETWEEN CELL ELEMENTS
56
Patent #:
Issue Dt:
05/08/2007
Application #:
11451703
Filing Dt:
06/13/2006
Publication #:
Pub Dt:
03/01/2007
Title:
SELF ALIGNED METAL GATES ON HIGH-K DIELECTRICS
57
Patent #:
Issue Dt:
09/15/2009
Application #:
11451723
Filing Dt:
06/12/2006
Publication #:
Pub Dt:
10/19/2006
Title:
METHODS AND APPARATUS FOR ELECTRICAL, MECHANICAL AND/OR CHEMICAL REMOVAL OF CONDUCTIVE MATERIAL FROM A MICROELECTRONIC SUBSTRATE
58
Patent #:
Issue Dt:
12/01/2009
Application #:
11451822
Filing Dt:
06/13/2006
Publication #:
Pub Dt:
12/20/2007
Title:
CHARGE PUMP OPERATION IN A NON-VOLATILE MEMORY DEVICE
59
Patent #:
Issue Dt:
07/21/2009
Application #:
11451920
Filing Dt:
06/13/2006
Publication #:
Pub Dt:
10/19/2006
Title:
MERGED MOS-BIPOLAR CAPACITOR MEMORY CELL
60
Patent #:
Issue Dt:
10/13/2009
Application #:
11451925
Filing Dt:
06/12/2006
Publication #:
Pub Dt:
10/19/2006
Title:
MAGNETIC ANNEALING SEQUENCES FOR PATTERNED MRAM SYNTHETIC ANTIFERROMAGNETIC PINNED LAYERS
61
Patent #:
Issue Dt:
10/27/2009
Application #:
11452025
Filing Dt:
06/13/2006
Publication #:
Pub Dt:
10/12/2006
Title:
MERGED MOS-BIPOLAR CAPACITOR MEMORY CELL
62
Patent #:
Issue Dt:
05/26/2009
Application #:
11452594
Filing Dt:
06/14/2006
Publication #:
Pub Dt:
01/04/2007
Title:
DATA SECURITY FOR DIGITAL DATA STORAGE
63
Patent #:
Issue Dt:
10/11/2011
Application #:
11452696
Filing Dt:
06/14/2006
Publication #:
Pub Dt:
10/19/2006
Title:
AUTOMATIC TEST ENTRY TERMINATION IN A MEMORY DEVICE
64
Patent #:
Issue Dt:
05/13/2008
Application #:
11452697
Filing Dt:
06/14/2006
Publication #:
Pub Dt:
12/20/2007
Title:
ARCHITECTURE AND METHOD FOR NAND FLASH MEMORY
65
Patent #:
Issue Dt:
04/28/2009
Application #:
11452698
Filing Dt:
06/14/2006
Publication #:
Pub Dt:
12/20/2007
Title:
PROGRAMMING METHOD FOR NAND FLASH
66
Patent #:
Issue Dt:
06/19/2012
Application #:
11452750
Filing Dt:
06/13/2006
Publication #:
Pub Dt:
10/04/2007
Title:
PACKAGED MICROELECTRONIC DEVICES RECESSED IN SUPPORT MEMBER CAVITIES, AND ASSOCIATED METHODS
67
Patent #:
Issue Dt:
07/28/2009
Application #:
11452783
Filing Dt:
06/13/2006
Publication #:
Pub Dt:
12/14/2006
Title:
BIAS SENSING IN SENSE AMPLIFIERS THROUGH A VOLTAGE-COUPLING/DECOUPLING DEVICE
68
Patent #:
Issue Dt:
02/10/2009
Application #:
11452817
Filing Dt:
06/13/2006
Publication #:
Pub Dt:
10/19/2006
Title:
ATOMIC LAYER DEPOSITION METHODS AND CHEMICAL VAPOR DEPOSITION METHODS
69
Patent #:
Issue Dt:
05/17/2011
Application #:
11452830
Filing Dt:
06/13/2006
Publication #:
Pub Dt:
10/19/2006
Title:
SEMICONDUCTOR CONSTRUCTIONS
70
Patent #:
Issue Dt:
10/07/2008
Application #:
11453425
Filing Dt:
06/14/2006
Publication #:
Pub Dt:
10/19/2006
Title:
METHODS OF FORMING RETICLES
71
Patent #:
Issue Dt:
10/27/2009
Application #:
11454464
Filing Dt:
06/16/2006
Publication #:
Pub Dt:
11/02/2006
Title:
DEFECTIVE MEMORY BLOCK IDENTIFICATION IN A MEMORY DEVICE
72
Patent #:
Issue Dt:
07/21/2009
Application #:
11454501
Filing Dt:
06/16/2006
Publication #:
Pub Dt:
10/19/2006
Title:
APPARATUS FOR CONDITIONING CHEMICAL-MECHANICAL POLISHING PADS
73
Patent #:
Issue Dt:
12/30/2008
Application #:
11455023
Filing Dt:
06/15/2006
Publication #:
Pub Dt:
10/19/2006
Title:
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
74
Patent #:
Issue Dt:
09/08/2009
Application #:
11455877
Filing Dt:
06/19/2006
Publication #:
Pub Dt:
10/26/2006
Title:
MEMORY DEVICE WITH HIGH DIELECTRIC CONSTANT GATE DIELECTRICS AND METAL FLOATING GATES
75
Patent #:
Issue Dt:
10/21/2008
Application #:
11456058
Filing Dt:
07/06/2006
Publication #:
Pub Dt:
10/26/2006
Title:
MEMORY DEVICE HAVING TERMINALS FOR TRANSFERRING MULTIPLE TYPES OF DATA
76
Patent #:
Issue Dt:
12/25/2007
Application #:
11456366
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
01/10/2008
Title:
ANTIFUSE CIRCUIT WITH WELL BIAS TRANSISTOR
77
Patent #:
Issue Dt:
12/16/2008
Application #:
11457223
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
11/02/2006
Title:
BOW CONTROL IN AN ELECTRONIC PACKAGE
78
Patent #:
Issue Dt:
01/05/2010
Application #:
11457298
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
11/02/2006
Title:
MEMORY DEVICE HAVING CONDITIONING OUTPUT DATA
79
Patent #:
Issue Dt:
04/28/2009
Application #:
11457423
Filing Dt:
07/13/2006
Title:
MEMORY ARRAY WITH ULTRA-THIN ETCHED PILLAR SURROUND GATE ACCESS TRANSISTORS AND BURIED DATA/BIT LINES
80
Patent #:
Issue Dt:
02/03/2009
Application #:
11457620
Filing Dt:
07/14/2006
Publication #:
Pub Dt:
01/17/2008
Title:
METHOD OF FORMING MEMORY DEVICES BY PERFORMING HALOGEN ION IMPLANTATION AND DIFFUSION PROCESSES
81
Patent #:
Issue Dt:
08/12/2008
Application #:
11457966
Filing Dt:
07/17/2006
Publication #:
Pub Dt:
02/01/2007
Title:
SEALING METHOD FOR ELECTRONIC DEVICES FORMED ON A COMMON SEMICONDUCTOR SUBSTRATE AND CORRESPONDING CIRCUIT STRUCTURE
82
Patent #:
Issue Dt:
12/30/2008
Application #:
11458053
Filing Dt:
07/17/2006
Title:
TECHNIQUES FOR GENERATING SERIAL PRESENCE DETECT CONTENTS
83
Patent #:
Issue Dt:
12/15/2009
Application #:
11458064
Filing Dt:
07/17/2006
Publication #:
Pub Dt:
11/30/2006
Title:
PROTECTION IN INTEGRATED CIRCUITS
84
Patent #:
Issue Dt:
06/15/2010
Application #:
11458155
Filing Dt:
07/18/2006
Publication #:
Pub Dt:
11/02/2006
Title:
CAPACITIVE TECHNIQUES TO REDUCE NOISE IN HIGH SPEED INTERCONNECTIONS
85
Patent #:
Issue Dt:
05/19/2009
Application #:
11458195
Filing Dt:
07/18/2006
Publication #:
Pub Dt:
11/16/2006
Title:
STRUCTURES AND METHODS TO ENHANCE COPPER METALLIZATION
86
Patent #:
Issue Dt:
02/10/2009
Application #:
11458631
Filing Dt:
07/19/2006
Publication #:
Pub Dt:
11/09/2006
Title:
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF CONTROLLING CLOCK CYCLE TIME FOR REDUCED POWER CONSUMPTION
87
Patent #:
Issue Dt:
11/20/2007
Application #:
11458642
Filing Dt:
07/19/2006
Publication #:
Pub Dt:
11/02/2006
Title:
TRANSPARENT AMORPHOUS CARBON STRUCTURE IN SEMICONDUCTOR DEVICES
88
Patent #:
Issue Dt:
01/13/2009
Application #:
11458847
Filing Dt:
07/20/2006
Publication #:
Pub Dt:
01/18/2007
Title:
NOR FLASH MEMORY CELL WITH HIGH STORAGE DENSITY
89
Patent #:
Issue Dt:
11/26/2013
Application #:
11458859
Filing Dt:
07/20/2006
Publication #:
Pub Dt:
12/28/2006
Title:
APPARATUS AND METHOD FOR HIGH DENSITY MULTI-CHIP STRUCTURES
90
Patent #:
Issue Dt:
12/04/2007
Application #:
11458863
Filing Dt:
07/20/2006
Publication #:
Pub Dt:
12/28/2006
Title:
METHOD OF CLEANING SEMICONDUCTOR SURFACES
91
Patent #:
Issue Dt:
06/03/2008
Application #:
11458904
Filing Dt:
07/20/2006
Publication #:
Pub Dt:
03/01/2007
Title:
METHOD FOR ACCESSING A MULTILEVEL NONVOLATILE MEMORY DEVICE OF THE FLASH NAND TYPE
92
Patent #:
Issue Dt:
02/19/2008
Application #:
11458967
Filing Dt:
07/20/2006
Publication #:
Pub Dt:
12/28/2006
Title:
SEMICONDUCTOR DEVICE HAVING AN ACTIVE AREA PARTIALLY ISOLATED BY A LATERAL CAVITY
93
Patent #:
Issue Dt:
05/06/2008
Application #:
11458975
Filing Dt:
07/20/2006
Publication #:
Pub Dt:
12/28/2006
Title:
METHODS FOR MAKING INTEGRATED-CIRCUIT WIRING FROM COPPER, SILVER, GOLD, AND OTHER METALS
94
Patent #:
Issue Dt:
10/14/2008
Application #:
11458976
Filing Dt:
07/20/2006
Publication #:
Pub Dt:
12/28/2006
Title:
MICROSTRIP LINE DIELECTRIC OVERLAY
95
Patent #:
Issue Dt:
08/05/2008
Application #:
11459831
Filing Dt:
07/25/2006
Publication #:
Pub Dt:
02/01/2007
Title:
SEMICONDUCTOR MEMORY DEVICE WITH A PAGE BUFFER HAVING AN IMPROVED LAYOUT ARRANGEMENT
96
Patent #:
Issue Dt:
05/17/2011
Application #:
11460089
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
11/16/2006
Title:
WAFER LEVEL PRE-PACKAGED FLIP CHIP
97
Patent #:
Issue Dt:
10/12/2010
Application #:
11460093
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
11/23/2006
Title:
WAFER LEVEL PRE-PACKAGED FLIP CHIP
98
Patent #:
Issue Dt:
09/09/2008
Application #:
11460203
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
11/23/2006
Title:
ATOMIC LAYER DEPOSITION OF ZR3N4/ZRO2 FILMS AS GATE DIELECTRICS
99
Patent #:
Issue Dt:
08/07/2012
Application #:
11460371
Filing Dt:
07/27/2006
Publication #:
Pub Dt:
11/16/2006
Title:
BIT INVERSION IN MEMORY DEVICES
100
Patent #:
Issue Dt:
03/30/2010
Application #:
11460391
Filing Dt:
07/27/2006
Publication #:
Pub Dt:
11/16/2006
Title:
GETTERING OF SILICON ON INSULATOR USING RELAXED SILICON GERMANIUM EPITAXIAL PROXIMITY LAYERS
Assignor
1
Exec Dt:
07/31/2019
Assignee
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/14/2024 02:04 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT