skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:050937/0001   Pages: 964
Recorded: 10/09/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 18018
Page 113 of 181
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181
1
Patent #:
7450428
Issue Dt:
11/11/2008
Application #:
11811394
Filing Dt:
06/08/2007
Publication #:
US20070247903
Pub Dt:
10/25/2007
Title:
READING CIRCUIT AND METHOD FOR A NONVOLATILE MEMORY DEVICE
2
Patent #:
7386657
Issue Dt:
06/10/2008
Application #:
11811493
Filing Dt:
06/11/2007
Publication #:
US20070245071
Pub Dt:
10/18/2007
Title:
RANDOM ACCESS INTERFACE IN A SERIAL MEMORY DEVICE
3
Patent #:
7667234
Issue Dt:
02/23/2010
Application #:
11811502
Filing Dt:
06/11/2007
Publication #:
US20070241395
Pub Dt:
10/18/2007
Title:
HIGH DENSITY MEMORY ARRAY HAVING INCREASED CHANNEL WIDTHS
4
Patent #:
7892921
Issue Dt:
02/22/2011
Application #:
11811609
Filing Dt:
06/11/2007
Publication #:
US20070243682
Pub Dt:
10/18/2007
Title:
FLASH MEMORY DEVICE HAVING A GRADED COMPOSITION, HIGH DIELECTRIC CONSTANT GATE INSULATOR
5
Patent #:
8654592
Issue Dt:
02/18/2014
Application #:
11811702
Filing Dt:
06/12/2007
Publication #:
US20080308855
Pub Dt:
12/18/2008
Title:
Memory devices with isolation structures
6
Patent #:
7514991
Issue Dt:
04/07/2009
Application #:
11811980
Filing Dt:
06/12/2007
Publication #:
US20080309375
Pub Dt:
12/18/2008
Title:
HIGH ACCURACY CURRENT MODE DUTY CYCLE AND PHASE PLACEMENT SAMPLING CIRCUIT
7
Patent #:
8335100
Issue Dt:
12/18/2012
Application #:
11812004
Filing Dt:
06/14/2007
Publication #:
US20080310209
Pub Dt:
12/18/2008
Title:
CIRCUIT, BIASING SCHEME AND FABRICATION METHOD FOR DIODE ACCESSED CROSS-POINT RESISTIVE MEMORY ARRAY
8
Patent #:
7919767
Issue Dt:
04/05/2011
Application #:
11812752
Filing Dt:
06/21/2007
Publication #:
US20080006813
Pub Dt:
01/10/2008
Title:
SEMICONDUCTOR MEMORY DEVICE AND FABRICATION METHOD THEREOF
9
Patent #:
7577045
Issue Dt:
08/18/2009
Application #:
11812863
Filing Dt:
06/22/2007
Publication #:
US20080008014
Pub Dt:
01/10/2008
Title:
SEMICONDUCTOR MEMORY DEVICE
10
Patent #:
7659623
Issue Dt:
02/09/2010
Application #:
11815084
Filing Dt:
07/30/2007
Publication #:
US20080150115
Pub Dt:
06/26/2008
Title:
SEMICONDUCTOR DEVICE HAVING IMPROVED WIRING
11
Patent #:
7936599
Issue Dt:
05/03/2011
Application #:
11818683
Filing Dt:
06/15/2007
Publication #:
US20080310224
Pub Dt:
12/18/2008
Title:
COARSE AND FINE PROGRAMMING IN A SOLID STATE MEMORY
12
Patent #:
7986553
Issue Dt:
07/26/2011
Application #:
11818686
Filing Dt:
06/15/2007
Publication #:
US20080310225
Pub Dt:
12/18/2008
Title:
PROGRAMMING OF A SOLID STATE MEMORY UTILIZING ANALOG COMMUNICATION OF BIT PATTERNS
13
Patent #:
8068367
Issue Dt:
11/29/2011
Application #:
11818982
Filing Dt:
06/15/2007
Publication #:
US20080310221
Pub Dt:
12/18/2008
Title:
REFERENCE CURRENT SOURCES
14
Patent #:
7969783
Issue Dt:
06/28/2011
Application #:
11818983
Filing Dt:
06/15/2007
Publication #:
US20080310228
Pub Dt:
12/18/2008
Title:
MEMORY WITH CORRELATED RESISTANCE
15
Patent #:
7733262
Issue Dt:
06/08/2010
Application #:
11818995
Filing Dt:
06/15/2007
Publication #:
US20080309539
Pub Dt:
12/18/2008
Title:
QUANTIZING CIRCUITS WITH VARIABLE REFERENCE SIGNALS
16
Patent #:
9135962
Issue Dt:
09/15/2015
Application #:
11818996
Filing Dt:
06/15/2007
Publication #:
US20080309533
Pub Dt:
12/18/2008
Title:
COMPARATORS FOR DELTA-SIGMA MODULATORS
17
Patent #:
7817073
Issue Dt:
10/19/2010
Application #:
11818998
Filing Dt:
06/15/2007
Publication #:
US20080309540
Pub Dt:
12/18/2008
Title:
INTEGRATORS FOR DELTA-SIGMA MODULATORS
18
Patent #:
7667632
Issue Dt:
02/23/2010
Application #:
11818999
Filing Dt:
06/15/2007
Publication #:
US20080309534
Pub Dt:
12/18/2008
Title:
QUANTIZING CIRCUITS FOR SEMICONDUCTOR DEVICES
19
Patent #:
8117520
Issue Dt:
02/14/2012
Application #:
11819000
Filing Dt:
06/15/2007
Publication #:
US20080313525
Pub Dt:
12/18/2008
Title:
ERROR DETECTION FOR MULTI-BIT MEMORY
20
Patent #:
7768868
Issue Dt:
08/03/2010
Application #:
11820007
Filing Dt:
06/15/2007
Publication #:
US20080310245
Pub Dt:
12/18/2008
Title:
DIGITAL FILTERS FOR SEMICONDUCTOR DEVICES
21
Patent #:
7538702
Issue Dt:
05/26/2009
Application #:
11820011
Filing Dt:
06/15/2007
Publication #:
US20080309530
Pub Dt:
12/18/2008
Title:
QUANTIZING CIRCUITS WITH VARIABLE PARAMETERS
22
Patent #:
7567455
Issue Dt:
07/28/2009
Application #:
11820922
Filing Dt:
06/19/2007
Publication #:
US20080316817
Pub Dt:
12/25/2008
Title:
METHOD AND SYSTEM FOR PROGRAMMING NON-VOLATILE MEMORY CELLS BASED ON PROGRAMMING OF PROXIMATE MEMORY CELLS
23
Patent #:
7633801
Issue Dt:
12/15/2009
Application #:
11821462
Filing Dt:
06/21/2007
Publication #:
US20080316828
Pub Dt:
12/25/2008
Title:
MEMORY IN LOGIC CELL
24
Patent #:
8069377
Issue Dt:
11/29/2011
Application #:
11821469
Filing Dt:
06/22/2007
Publication #:
US20070297252
Pub Dt:
12/27/2007
Title:
INTEGRATED CIRCUIT HAVING MEMORY ARRAY INCLUDING ECC AND COLUMN REDUNDANCY AND METHOD OF OPERATING THE SAME
25
Patent #:
7553735
Issue Dt:
06/30/2009
Application #:
11821627
Filing Dt:
06/25/2007
Publication #:
US20070247921
Pub Dt:
10/25/2007
Title:
SCALABLE HIGH PERFORMANCE NON-VOLATILE MEMORY CELLS USING MULTI-MECHANISM CARRIER TRANSPORT
26
Patent #:
7542340
Issue Dt:
06/02/2009
Application #:
11821848
Filing Dt:
06/26/2007
Publication #:
US20080013359
Pub Dt:
01/17/2008
Title:
INTEGRATED CIRCUIT INCLUDING MEMORY ARRAY HAVING A SEGMENTED BIT LINE ARCHITECTURE AND METHOD OF CONTROLLING AND/OR OPERATING SAME
27
Patent #:
7619931
Issue Dt:
11/17/2009
Application #:
11821914
Filing Dt:
06/26/2007
Publication #:
US20090003078
Pub Dt:
01/01/2009
Title:
PROGRAM-VERIFY METHOD WITH DIFFERENT READ AND VERIFY PASS-THROUGH VOLTAGES
28
Patent #:
7875986
Issue Dt:
01/25/2011
Application #:
11822265
Filing Dt:
07/03/2007
Publication #:
US20080012107
Pub Dt:
01/17/2008
Title:
SEMICONDUCTOR DEVICE
29
Patent #:
7816208
Issue Dt:
10/19/2010
Application #:
11822458
Filing Dt:
07/06/2007
Publication #:
US20080012053
Pub Dt:
01/17/2008
Title:
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING TRENCH-GATE TRANSISTOR
30
Patent #:
7624211
Issue Dt:
11/24/2009
Application #:
11823262
Filing Dt:
06/27/2007
Publication #:
US20090006691
Pub Dt:
01/01/2009
Title:
METHOD FOR BUS WIDTH NEGOTIATION OF DATA STORAGE DEVICES
31
Patent #:
7910976
Issue Dt:
03/22/2011
Application #:
11823518
Filing Dt:
06/28/2007
Publication #:
US20090003060
Pub Dt:
01/01/2009
Title:
HIGH DENSITY NOR FLASH ARRAY ARCHITECTURE
32
Patent #:
7554846
Issue Dt:
06/30/2009
Application #:
11823547
Filing Dt:
06/28/2007
Publication #:
US20090003061
Pub Dt:
01/01/2009
Title:
SELECT GATE TRANSISTORS AND METHODS OF OPERATING THE SAME
33
Patent #:
7525379
Issue Dt:
04/28/2009
Application #:
11823587
Filing Dt:
06/28/2007
Publication #:
US20070285165
Pub Dt:
12/13/2007
Title:
LOW VOLTAGE CMOS DIFFERENTIAL AMPLIFIER
34
Patent #:
8119514
Issue Dt:
02/21/2012
Application #:
11823658
Filing Dt:
06/28/2007
Publication #:
US20090004759
Pub Dt:
01/01/2009
Title:
COBALT-DOPED INDIUM-TIN OXIDE FILMS AND METHODS
35
Patent #:
7759237
Issue Dt:
07/20/2010
Application #:
11823727
Filing Dt:
06/28/2007
Publication #:
US20090004801
Pub Dt:
01/01/2009
Title:
METHOD OF FORMING LUTETIUM AND LANTHANUM DIELECTRIC STRUCTURES
36
Patent #:
7612620
Issue Dt:
11/03/2009
Application #:
11824075
Filing Dt:
06/29/2007
Publication #:
US20090002042
Pub Dt:
01/01/2009
Title:
SYSTEM AND METHOD FOR CONDITIONING DIFFERENTIAL CLOCK SIGNALS AND INTEGRATED CIRCUIT LOAD BOARD USING SAME
37
Patent #:
7596035
Issue Dt:
09/29/2009
Application #:
11824082
Filing Dt:
06/29/2007
Publication #:
US20090003087
Pub Dt:
01/01/2009
Title:
MEMORY DEVICE BIT LINE SENSING SYSTEM AND METHOD THAT COMPENSATES FOR BIT LINE RESISTANCE VARIATIONS
38
Patent #:
7359243
Issue Dt:
04/15/2008
Application #:
11824937
Filing Dt:
07/03/2007
Publication #:
US20070253252
Pub Dt:
11/01/2007
Title:
MEMORY CELL REPAIR USING FUSE PROGRAMMING METHOD IN A MEMORY DEVICE
39
Patent #:
7723202
Issue Dt:
05/25/2010
Application #:
11825335
Filing Dt:
07/06/2007
Publication #:
US20080009119
Pub Dt:
01/10/2008
Title:
METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE INCLUDING A CROWN-TYPE CAPACITOR
40
Patent #:
7723717
Issue Dt:
05/25/2010
Application #:
11826870
Filing Dt:
07/19/2007
Publication #:
US20080048170
Pub Dt:
02/28/2008
Title:
SEMICONDUCTOR MEMORY DEVICE AND FABRICATION METHOD THEREOF
41
Patent #:
7624310
Issue Dt:
11/24/2009
Application #:
11827541
Filing Dt:
07/11/2007
Publication #:
US20090019323
Pub Dt:
01/15/2009
Title:
SYSTEM AND METHOD FOR INITIALIZING A MEMORY SYSTEM, AND MEMORY DEVICE AND PROCESSOR-BASED SYSTEM USING SAME
42
Patent #:
7727840
Issue Dt:
06/01/2010
Application #:
11827857
Filing Dt:
07/13/2007
Publication #:
US20070259529
Pub Dt:
11/08/2007
Title:
FORMING INTEGRATED CIRCUIT DEVICES
43
Patent #:
8679977
Issue Dt:
03/25/2014
Application #:
11828092
Filing Dt:
07/25/2007
Publication #:
US20090027938
Pub Dt:
01/29/2009
Title:
METHOD AND APPARATUS PROVIDING MULTI-PLANED ARRAY MEMORY DEVICE
44
Patent #:
7633821
Issue Dt:
12/15/2009
Application #:
11828197
Filing Dt:
07/25/2007
Publication #:
US20090027090
Pub Dt:
01/29/2009
Title:
CURRENT MODE MEMORY APPARATUS, SYSTEMS, AND METHODS
45
Patent #:
7558152
Issue Dt:
07/07/2009
Application #:
11829527
Filing Dt:
07/27/2007
Publication #:
US20080028182
Pub Dt:
01/31/2008
Title:
ADDRESS COUNTER FOR NONVOLATILE MEMORY DEVICE
46
Patent #:
7825452
Issue Dt:
11/02/2010
Application #:
11829618
Filing Dt:
07/27/2007
Publication #:
US20080017905
Pub Dt:
01/24/2008
Title:
MEMORY CELL WITH BURIED DIGIT LINE
47
Patent #:
8512587
Issue Dt:
08/20/2013
Application #:
11830059
Filing Dt:
07/30/2007
Publication #:
US20070262048
Pub Dt:
11/15/2007
Title:
HIGHLY SELECTIVE DOPED OXIDE ETCHANT
48
Patent #:
7884007
Issue Dt:
02/08/2011
Application #:
11830377
Filing Dt:
07/30/2007
Publication #:
US20070264751
Pub Dt:
11/15/2007
Title:
SUPER HIGH DENSITY MODULE WITH INTEGRATED WAFER LEVEL PACKAGES
49
Patent #:
8980756
Issue Dt:
03/17/2015
Application #:
11830449
Filing Dt:
07/30/2007
Publication #:
US20090035584
Pub Dt:
02/05/2009
Title:
METHODS FOR DEVICE FABRICATION USING PITCH REDUCTION
50
Patent #:
8028198
Issue Dt:
09/27/2011
Application #:
11830495
Filing Dt:
07/30/2007
Publication #:
US20090037778
Pub Dt:
02/05/2009
Title:
DEVICES, METHODS, AND APPARATUSES FOR DETECTION, SENSING, AND REPORTING FUNCTIONALITY FOR SEMICONDUCTOR MEMORY
51
Patent #:
7692996
Issue Dt:
04/06/2010
Application #:
11830531
Filing Dt:
07/30/2007
Publication #:
US20090034354
Pub Dt:
02/05/2009
Title:
METHOD, SYSTEM, AND APPARATUS FOR VOLTAGE SENSING AND REPORTING
52
Patent #:
8563229
Issue Dt:
10/22/2013
Application #:
11831012
Filing Dt:
07/31/2007
Publication #:
US20090035665
Pub Dt:
02/05/2009
Title:
PROCESS OF SEMICONDUCTOR FABRICATION WITH MASK OVERLAY ON PITCH MULTIPLIED FEATURES AND ASSOCIATED STRUCTURES
53
Patent #:
8193092
Issue Dt:
06/05/2012
Application #:
11831247
Filing Dt:
07/31/2007
Publication #:
US20090032960
Pub Dt:
02/05/2009
Title:
SEMICONDUCTOR DEVICES INCLUDING A THROUGH-SUBSTRATE CONDUCTIVE MEMBER WITH AN EXPOSED END AND METHODS OF MANUFACTURING SUCH SEMICONDUCTOR DEVICES
54
Patent #:
7902057
Issue Dt:
03/08/2011
Application #:
11831296
Filing Dt:
07/31/2007
Publication #:
US20090032866
Pub Dt:
02/05/2009
Title:
METHODS OF FABRICATING DUAL FIN STRUCTURES
55
Patent #:
7903379
Issue Dt:
03/08/2011
Application #:
11831420
Filing Dt:
07/31/2007
Publication #:
US20080019064
Pub Dt:
01/24/2008
Title:
CASCODE I/O DRIVER WITH IMPROVED ESD OPERATION
56
Patent #:
7647569
Issue Dt:
01/12/2010
Application #:
11832097
Filing Dt:
08/01/2007
Publication #:
US20090037861
Pub Dt:
02/05/2009
Title:
SYSTEMS, METHODS, AND COMPUTER-READABLE MEDIA FOR ADJUSTING LAYOUT DATABASE HIERARCHIES FOR MORE EFFICIENT DATABASE PROCESSING AND STORAGE
57
Patent #:
7898863
Issue Dt:
03/01/2011
Application #:
11832513
Filing Dt:
08/01/2007
Publication #:
US20090034337
Pub Dt:
02/05/2009
Title:
METHOD, APPARATUS, AND SYSTEM FOR IMPROVED READ OPERATION IN MEMORY
58
Patent #:
7915736
Issue Dt:
03/29/2011
Application #:
11832742
Filing Dt:
08/02/2007
Publication #:
US20070267754
Pub Dt:
11/22/2007
Title:
MICROFEATURE WORKPIECES AND METHODS FOR FORMING INTERCONNECTS IN MICROFEATURE WORKPIECES
59
Patent #:
8481417
Issue Dt:
07/09/2013
Application #:
11833386
Filing Dt:
08/03/2007
Publication #:
US20090032963
Pub Dt:
02/05/2009
Title:
SEMICONDUCTOR STRUCTURES INCLUDING TIGHT PITCH CONTACTS AND METHODS TO FORM SAME
60
Patent #:
7532512
Issue Dt:
05/12/2009
Application #:
11833400
Filing Dt:
08/03/2007
Publication #:
US20090034351
Pub Dt:
02/05/2009
Title:
NON-VOLATILE MEMORY DEVICE AND METHOD OF HANDLING A DATUM READ FROM A MEMORY CELL
61
Patent #:
8153019
Issue Dt:
04/10/2012
Application #:
11834258
Filing Dt:
08/06/2007
Publication #:
US20090042401
Pub Dt:
02/12/2009
Title:
METHODS FOR SUBSTANTIALLY EQUALIZING RATES AT WHICH MATERIAL IS REMOVED OVER AN AREA OF A STRUCTURE OR FILM THAT INCLUDES RECESSES OR CREVICES
62
Patent #:
7538392
Issue Dt:
05/26/2009
Application #:
11834367
Filing Dt:
08/06/2007
Publication #:
US20080035998
Pub Dt:
02/14/2008
Title:
PSEUDO SOI SUBSTRATE AND ASSOCIATED SEMICONDUCTOR DEVICES
63
Patent #:
7781877
Issue Dt:
08/24/2010
Application #:
11834765
Filing Dt:
08/07/2007
Publication #:
US20090039523
Pub Dt:
02/12/2009
Title:
PACKAGED INTEGRATED CIRCUIT DEVICES WITH THROUGH-BODY CONDUCTIVE VIAS, AND METHODS OF MAKING SAME
64
Patent #:
7681057
Issue Dt:
03/16/2010
Application #:
11835039
Filing Dt:
08/07/2007
Publication #:
US20080215903
Pub Dt:
09/04/2008
Title:
POWER MANAGEMENT OF NON-VOLATILE MEMORY SYSTEMS
65
Patent #:
7550339
Issue Dt:
06/23/2009
Application #:
11835709
Filing Dt:
08/08/2007
Publication #:
US20070275508
Pub Dt:
11/29/2007
Title:
MEMORY DEVICE WITH HIGH DIELECTRIC CONSTANT GATE DIELECTRICS AND METAL FLOATING GATES
66
Patent #:
7585728
Issue Dt:
09/08/2009
Application #:
11837149
Filing Dt:
08/10/2007
Publication #:
US20070275526
Pub Dt:
11/29/2007
Title:
METHODS OF PROGRAMMING MEMORY CELLS USING MANIPULATION OF OXYGEN VACANCIES
67
Patent #:
7682924
Issue Dt:
03/23/2010
Application #:
11838070
Filing Dt:
08/13/2007
Publication #:
US20090047769
Pub Dt:
02/19/2009
Title:
METHODS OF FORMING A PLURALITY OF CAPACITORS
68
Patent #:
9153614
Issue Dt:
10/06/2015
Application #:
11839377
Filing Dt:
08/15/2007
Publication #:
US20090046144
Pub Dt:
02/19/2009
Title:
METHOD AND APPARATUS FOR LENS ALIGNMENT FOR OPTICALLY SENSITIVE DEVICES AND SYSTEMS IMPLEMENTING SAME
69
Patent #:
8283258
Issue Dt:
10/09/2012
Application #:
11839628
Filing Dt:
08/16/2007
Publication #:
US20090047790
Pub Dt:
02/19/2009
Title:
SELECTIVE WET ETCHING OF HAFNIUM ALUMINUM OXIDE FILMS
70
Patent #:
7771115
Issue Dt:
08/10/2010
Application #:
11839900
Filing Dt:
08/16/2007
Publication #:
US20090046761
Pub Dt:
02/19/2009
Title:
TEMPERATURE SENSOR CIRCUIT, DEVICE, SYSTEM, AND METHOD
71
Patent #:
8005995
Issue Dt:
08/23/2011
Application #:
11840074
Filing Dt:
08/16/2007
Publication #:
US20090049455
Pub Dt:
02/19/2009
Title:
COMMAND INTERFACE SYSTEMS AND METHODS
72
Patent #:
8034702
Issue Dt:
10/11/2011
Application #:
11840120
Filing Dt:
08/16/2007
Publication #:
US20090047781
Pub Dt:
02/19/2009
Title:
METHODS OF FORMING THROUGH SUBSTRATE INTERCONNECTS
73
Patent #:
7851307
Issue Dt:
12/14/2010
Application #:
11840485
Filing Dt:
08/17/2007
Publication #:
US20090045447
Pub Dt:
02/19/2009
Title:
METHOD OF FORMING COMPLEX OXIDE NANODOTS FOR A CHARGE TRAP
74
Patent #:
7518227
Issue Dt:
04/14/2009
Application #:
11840815
Filing Dt:
08/17/2007
Publication #:
US20070278648
Pub Dt:
12/06/2007
Title:
MULTIPLE DIE STACK APPARATUS EMPLOYING T-SHAPED INTERPOSER ELEMENTS
75
Patent #:
7659630
Issue Dt:
02/09/2010
Application #:
11841180
Filing Dt:
08/20/2007
Publication #:
US20070278695
Pub Dt:
12/06/2007
Title:
INTERCONNECT STRUCTURES WITH INTERLAYER DIELECTRIC
76
Patent #:
7560799
Issue Dt:
07/14/2009
Application #:
11841296
Filing Dt:
08/20/2007
Publication #:
US20070278552
Pub Dt:
12/06/2007
Title:
SPACER PATTERNED, HIGH DIELECTRIC CONSTANT CAPACITOR
77
Patent #:
9412677
Issue Dt:
08/09/2016
Application #:
11841351
Filing Dt:
08/20/2007
Publication #:
US20070285884
Pub Dt:
12/13/2007
Title:
COMPUTER SYSTEMS HAVING AN INTERPOSER INCLUDING A FLEXIBLE MATERIAL
78
Patent #:
8156307
Issue Dt:
04/10/2012
Application #:
11841406
Filing Dt:
08/20/2007
Publication #:
US20090055596
Pub Dt:
02/26/2009
Title:
MULTI-PROCESSOR SYSTEM HAVING AT LEAST ONE PROCESSOR THAT COMPRISES A DYNAMICALLY RECONFIGURABLE INSTRUCTION SET
79
Patent #:
7532524
Issue Dt:
05/12/2009
Application #:
11842531
Filing Dt:
08/21/2007
Publication #:
US20070285988
Pub Dt:
12/13/2007
Title:
BITLINE EXCLUSION IN VERIFICATION OPERATION
80
Patent #:
7486584
Issue Dt:
02/03/2009
Application #:
11842662
Filing Dt:
08/21/2007
Publication #:
US20080049532
Pub Dt:
02/28/2008
Title:
SEMICONDUCTOR MEMORY DEVICE AND REFRESH CONTROL METHOD THEREOF
81
Patent #:
7721175
Issue Dt:
05/18/2010
Application #:
11842817
Filing Dt:
08/21/2007
Publication #:
US20090055698
Pub Dt:
02/26/2009
Title:
SYSTEM, APPARATUS, AND METHOD FOR MEMORY BUILT-IN SELF TESTING USING MICROCODE SEQUENCERS
82
Patent #:
7554375
Issue Dt:
06/30/2009
Application #:
11843371
Filing Dt:
08/22/2007
Publication #:
US20070285145
Pub Dt:
12/13/2007
Title:
DELAY LINE CIRCUIT
83
Patent #:
7770079
Issue Dt:
08/03/2010
Application #:
11843466
Filing Dt:
08/22/2007
Publication #:
US20090055697
Pub Dt:
02/26/2009
Title:
ERROR SCANNING IN FLASH MEMORY
84
Patent #:
7645653
Issue Dt:
01/12/2010
Application #:
11844390
Filing Dt:
08/24/2007
Publication #:
US20080050899
Pub Dt:
02/28/2008
Title:
METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE HAVING A POLYMETAL GATE ELECTRODE STRUCTURE
85
Patent #:
7777466
Issue Dt:
08/17/2010
Application #:
11844470
Filing Dt:
08/24/2007
Publication #:
US20080054864
Pub Dt:
03/06/2008
Title:
VOLTAGE REGULATOR OR NON-VOLATILE MEMORIES IMPLEMENTED WITH LOW-VOLTAGE TRANSISTORS
86
Patent #:
7529136
Issue Dt:
05/05/2009
Application #:
11844480
Filing Dt:
08/24/2007
Publication #:
US20080049521
Pub Dt:
02/28/2008
Title:
METHOD FOR COMPACTING THE ERASED THRESHOLD VOLTAGE DISTRIBUTION OF FLASH MEMORY DEVICES DURING WRITING OPERATIONS
87
Patent #:
7829878
Issue Dt:
11/09/2010
Application #:
11845120
Filing Dt:
08/27/2007
Publication #:
US20080048168
Pub Dt:
02/28/2008
Title:
SEMICONDUCTOR DEVICE AND MANUFACTURE METHOD THEREOF
88
Patent #:
7590012
Issue Dt:
09/15/2009
Application #:
11845605
Filing Dt:
08/27/2007
Publication #:
US20080062805
Pub Dt:
03/13/2008
Title:
SEMICONDUCTOR STORAGE DEVICE
89
Patent #:
7501691
Issue Dt:
03/10/2009
Application #:
11846041
Filing Dt:
08/28/2007
Publication #:
US20070290294
Pub Dt:
12/20/2007
Title:
TRENCH INSULATION STRUCTURES INCLUDING AN OXIDE LINER AND OXIDATION BARRIER
90
Patent #:
7965532
Issue Dt:
06/21/2011
Application #:
11846371
Filing Dt:
08/28/2007
Publication #:
US20090063789
Pub Dt:
03/05/2009
Title:
ENHANCED PERFORMANCE MEMORY SYSTEMS AND METHODS
91
Patent #:
7776749
Issue Dt:
08/17/2010
Application #:
11846404
Filing Dt:
08/28/2007
Publication #:
US20070295686
Pub Dt:
12/27/2007
Title:
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
92
Patent #:
7919829
Issue Dt:
04/05/2011
Application #:
11846427
Filing Dt:
08/28/2007
Publication #:
US20070290293
Pub Dt:
12/20/2007
Title:
LINER FOR SHALLOW TRENCH ISOLATION
93
Patent #:
8946873
Issue Dt:
02/03/2015
Application #:
11846460
Filing Dt:
08/28/2007
Publication #:
US20090057848
Pub Dt:
03/05/2009
Title:
REDISTRIBUTION STRUCTURES FOR MICROFEATURE WORKPIECES
94
Patent #:
7855462
Issue Dt:
12/21/2010
Application #:
11846928
Filing Dt:
08/29/2007
Publication #:
US20090014858
Pub Dt:
01/15/2009
Title:
PACKAGED SEMICONDUCTOR ASSEMBLIES AND METHODS FOR MANUFACTURING SUCH ASSEMBLIES
95
Patent #:
7623365
Issue Dt:
11/24/2009
Application #:
11847113
Filing Dt:
08/29/2007
Publication #:
US20090059641
Pub Dt:
03/05/2009
Title:
MEMORY DEVICE INTERFACE METHODS, APPARATUS, AND SYSTEMS
96
Patent #:
8561037
Issue Dt:
10/15/2013
Application #:
11847169
Filing Dt:
08/29/2007
Publication #:
US20090064095
Pub Dt:
03/05/2009
Title:
COMPILER FOR GENERATING AN EXECUTABLE COMPRISING INSTRUCTIONS FOR A PLURALITY OF DIFFERENT INSTRUCTION SETS
97
Patent #:
7705389
Issue Dt:
04/27/2010
Application #:
11847183
Filing Dt:
08/29/2007
Publication #:
US20090057744
Pub Dt:
03/05/2009
Title:
THICKENED SIDEWALL DIELECTRIC FOR MEMORY CELL
98
Patent #:
7953579
Issue Dt:
05/31/2011
Application #:
11847543
Filing Dt:
08/30/2007
Publication #:
US20090063111
Pub Dt:
03/05/2009
Title:
JITTERY SIGNAL GENERATION WITH DISCRETE-TIME FILTERING
99
Patent #:
7567465
Issue Dt:
07/28/2009
Application #:
11847559
Filing Dt:
08/30/2007
Publication #:
US20090059707
Pub Dt:
03/05/2009
Title:
POWER SAVING SENSING SCHEME FOR SOLID STATE MEMORY
100
Patent #:
7809901
Issue Dt:
10/05/2010
Application #:
11847575
Filing Dt:
08/30/2007
Publication #:
US20090063754
Pub Dt:
03/05/2009
Title:
COMBINED PARALLEL/SERIAL STATUS REGISTER READ
Assignor
1
MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Exec Dt:
07/31/2019
Assignee
1
MICRON TECHNOLOGY, INC.
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/14/2024 10:10 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT