|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
12114122
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
CAPACITIVE DIVIDER SENSING OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
12114124
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
12114129
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12114173
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
GRAPHOEPITAXIAL SELF-ASSEMBLY OF ARRAYS OF DOWNWARD FACING HALF-CYLINDERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12114174
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
METHODS OF REMOVING SILICON DIOXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12114306
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
METHODS OF REDUCING DEFECT FORMATION ON SILICON DIOXIDE FORMED BY ATOMIC LAYER DEPOSITION (ALD) PROCESSES AND METHODS OF FABRICATING SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12114380
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
METHODS OF REMOVING SILICON OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12114570
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
BIASING SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12114613
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
APPARATUS AND METHODS HAVING MAJORITY BIT DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12114757
|
Filing Dt:
|
05/03/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
SEMICONDUCTOR COMPONENTS WITH CONDUCTIVE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
12114761
|
Filing Dt:
|
05/03/2008
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
SYSTEM FOR FABRICATING SEMICONDUCTOR COMPONENTS WITH CONDUCTIVE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
12114897
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
NROM FLASH MEMORY DEVICES ON ULTRATHIN SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12114932
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
METHODS OF FORMING ISOLATED ACTIVE AREAS, TRENCHES, AND CONDUCTIVE LINES IN SEMICONDUCTOR STRUCTURES AND SEMICONDUCTOR STRUCTURES INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12115047
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
MEMORY MODULE WITH CONFIGURABLE INPUT/OUTPUT PORTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12115170
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
REMOVABLE STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12115192
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
NANOCRYSTAL FORMATION USING ATOMIC LAYER DEPOSITION AND RESULTING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12115687
|
Filing Dt:
|
05/06/2008
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
HYBRID SENSE AMPLIFIER AND METHOD, AND MEMORY DEVICE USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12116325
|
Filing Dt:
|
05/07/2008
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
MEMORY DEVICE INITIATE AND TERMINATE BOOT COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12116748
|
Filing Dt:
|
05/07/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING GATELINE SURROUNDING SOURCE AND DRAIN PILLARS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
12117314
|
Filing Dt:
|
05/08/2008
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
NAND WITH BACK BIASED OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12117361
|
Filing Dt:
|
05/08/2008
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
METHOD OF FORMING AN APARATUS HAVING A DIELECTRIC CONTAINING CERIUM OXIDE AND ALUMINUM OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12117391
|
Filing Dt:
|
05/08/2008
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
ISOLATION TRENCH STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
12117563
|
Filing Dt:
|
05/08/2008
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR CHARGING LARGE CAPACITANCES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
12117919
|
Filing Dt:
|
05/09/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
METHODS FOR FABRICATING SEMICONDUCTOR COMPONENTS WITH CONDUCTIVE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
12118420
|
Filing Dt:
|
05/09/2008
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR MITIGATING REVERSE BIAS LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
12119831
|
Filing Dt:
|
05/13/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12119994
|
Filing Dt:
|
05/13/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
LOW-RESISTANCE INTERCONNECTS AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12120044
|
Filing Dt:
|
05/13/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
WAFER LEVEL PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12120070
|
Filing Dt:
|
05/13/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
STRUCTURES INCLUDING AN AT LEAST PARTIALLY REOXIDIZED OXIDE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12120144
|
Filing Dt:
|
05/13/2008
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
OPEN PATTERN INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
12120555
|
Filing Dt:
|
05/14/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
SILICON RICH BARRIER LAYERS FOR INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
12120871
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
BLOCK REPAIR SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
12121091
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
SCALABLE HIGH DENSITY NON-VOLATILE MEMORY CELLS IN A CONTACTLESS MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12121258
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
METHOD OF FABRICATING INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12121364
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12121654
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
DISABLING ELECTRICAL CONNECTIONS USING PASS-THROUGH 3D INTERCONNECTS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12122414
|
Filing Dt:
|
05/16/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONTROLLING TIMING OF OUTPUT SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12123021
|
Filing Dt:
|
05/19/2008
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
METHOD FOR FORMING AND PLANARIZING ADJACENT REGIONS OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12123191
|
Filing Dt:
|
05/19/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
METHOD OF CONTROLLING A TEST MODE OF A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12123359
|
Filing Dt:
|
05/19/2008
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
FAST PROGRAMMING MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12123765
|
Filing Dt:
|
05/20/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
CHARGE LOSS COMPENSATION DURING PROGRAMMING OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
12123826
|
Filing Dt:
|
05/20/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
RFID Device Using Single Antenna For Multiple Resonant Frequency Ranges
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12124040
|
Filing Dt:
|
05/20/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
ZIRCONIUM SILICON OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12124721
|
Filing Dt:
|
05/21/2008
|
Title:
|
REDUCTION OF FUSIBLE LINKS AND ASSOCIATED CIRCUITRY ON MEMORY DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
12124942
|
Filing Dt:
|
05/21/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
INDIVIDUAL I/O MODULATION IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12125598
|
Filing Dt:
|
05/22/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
ROW ADDRESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
12125725
|
Filing Dt:
|
05/22/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
Methods Of Forming Structures Supported By Semiconductor Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12126311
|
Filing Dt:
|
05/23/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
ZRX HFY SN1-X-Y O2 FILMS AS HIGH K GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12127365
|
Filing Dt:
|
05/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
SELECTIVE REGISTER RESET
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12127415
|
Filing Dt:
|
05/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHOD FOR MEMORY CELL ERASURE WITH A PROGRAMMING MONITOR OF REFERENCE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12127484
|
Filing Dt:
|
05/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
DEVICES AND METHODS FOR OPERATING A SOLID STATE DRIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12127610
|
Filing Dt:
|
05/27/2008
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
NAND MEMORY DEVICE AND PROGRAMMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12128165
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
MEMORY DEVICE HAVING DATA PATHS PERMITTING ARRAY/PORT CONSOLIDATION AND SWAPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
12128189
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
APPARATUS AND METHOD FOR MULTI-PHASE CLOCK GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12128334
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
DIODES, AND METHODS OF FORMING DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
12128367
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
APPARATUS AND METHOD FOR MULTI-PHASE CLOCK GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12128404
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHODS OF FORMING NAND CELL UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12128575
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
PRE-ENCAPSULATED CAVITY INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12128883
|
Filing Dt:
|
05/29/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
MEMORY SYSTEMS AND METHODS FOR CONTROLLING THE TIMING OF RECEIVING READ DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12130011
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
READING TECHNIQUE FOR MEMORY CELL WITH ELECTRICALLY FLOATING BODY TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12130464
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
APPARATUS FOR MEMORY DEVICE WORDLINE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12130542
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12130825
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHODS OF FORMING DATA CELLS AND CONNECTIONS TO DATA CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12131152
|
Filing Dt:
|
06/02/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
ASYNCHRONOUS/SYNCHRONOUS INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12131608
|
Filing Dt:
|
06/02/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHODS OF PROVIDING ELECTRICAL ISOLATION IN SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12132332
|
Filing Dt:
|
06/03/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING HIGH CAPACITY/HIGH BANDWIDTH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12132594
|
Filing Dt:
|
06/03/2008
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
SYSTEMS AND METHODS TO SELECTIVELY CONNECT ANTENNAS TO RECEIVE AND BACKSCATTER RADIO FREQUENCY SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12132758
|
Filing Dt:
|
06/04/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
CRYSTALLOGRAPHICALLY ORIENTATED TANTALUM PENTOXIDE AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12133110
|
Filing Dt:
|
06/04/2008
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
SCALABLE FLASH/NV STRUCTURES AND DEVICES WITH EXTENDED ENDURANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12134103
|
Filing Dt:
|
06/05/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
SYSTEMS AND METHODS TO DETERMINE MOTION PARAMETERS USING RFID TAGS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
12134106
|
Filing Dt:
|
06/05/2008
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
SYSTEMS AND METHODS TO USE RADAR IN RFID SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12134107
|
Filing Dt:
|
06/05/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
Systems and Methods to Determine Kinematical Parameters using RFID Tags
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12134554
|
Filing Dt:
|
06/06/2008
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
PLASMA PROCESSING, DEPOSITION AND ALD METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12136212
|
Filing Dt:
|
06/10/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
MEMORY MEDIA CHARACTERIZATION FOR DEVELOPMENT OF SIGNAL PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12136470
|
Filing Dt:
|
06/10/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
DYNAMICALLY CONFIGURABLE MLC STATE ASSIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
12136546
|
Filing Dt:
|
06/10/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
METHODS AND APPARATUS UTILIZING PREDICTED COUPLING EFFECT IN THE PROGRAMMING OF NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12136661
|
Filing Dt:
|
06/10/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
METHODS OF TREATING SEMICONDUCTOR SUBSTRATES, METHODS OF FORMING OPENINGS DURING SEMICONDUCTOR FABRICATION, AND METHODS OF REMOVING PARTICLES FROM OVER SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
12136717
|
Filing Dt:
|
06/10/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING PACKAGED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
12136868
|
Filing Dt:
|
06/11/2008
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
DATA BUS INVERSION USABLE IN A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12137171
|
Filing Dt:
|
06/11/2008
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
M+L BIT READ COLUMN ARCHITECTURE FOR M BIT MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12137988
|
Filing Dt:
|
06/12/2008
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
SENSING AGAINST A REFERENCE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12138137
|
Filing Dt:
|
06/12/2008
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
METHOD OF STORING DATA ON A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12139143
|
Filing Dt:
|
06/13/2008
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
MEMORY SYSTEM HAVING MULTIPLE ADDRESS ALLOCATION FORMATS AND METHOD FOR USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12139969
|
Filing Dt:
|
06/16/2008
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
METHOD TO CREATE A METAL PATTERN USING A DAMASCENE-LIKE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12140928
|
Filing Dt:
|
06/17/2008
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
METHOD FOR FORMING FINE PITCH STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
12141159
|
Filing Dt:
|
06/18/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
Memory Device Having a Negatively Ramping Dynamic Pass Voltage for Reducing Read-Disturb Effect
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12141265
|
Filing Dt:
|
06/18/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
DIODES, AND METHODS OF FORMING DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12141388
|
Filing Dt:
|
06/18/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
MEMORY DEVICE CONSTRUCTIONS, MEMORY CELL FORMING METHODS, AND SEMICONDUCTOR CONSTRUCTION FORMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12141559
|
Filing Dt:
|
06/18/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
METHODS OF FORMING A NON-VOLATILE RESISTIVE OXIDE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12141716
|
Filing Dt:
|
06/18/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
MEMORY MALFUNCTION PREDICTION SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
12141718
|
Filing Dt:
|
06/18/2008
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
MULTIPLE SELECT GATE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12141794
|
Filing Dt:
|
06/18/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
TRANSMITTER APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
12141809
|
Filing Dt:
|
06/18/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
LOCKED-LOOP QUIESCENCE APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12142251
|
Filing Dt:
|
06/19/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
SEMICONDUCTOR WITH THROUGH-SUBSTRATE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
12142293
|
Filing Dt:
|
06/19/2008
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
PROGRAMMING METHOD TO REDUCE GATE COUPLING INTERFERENCE FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12142515
|
Filing Dt:
|
06/19/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
SYSTEMS AND PADS FOR PLANARIZING MICROELECTRONIC WORKPIECES AND ASSOCIATED METHODS OF USE AND MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12144778
|
Filing Dt:
|
06/24/2008
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
PROGRAM FAILURE RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
12144784
|
Filing Dt:
|
06/24/2008
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
MIMICKING PROGRAM VERIFY DRAIN RESISTANCE IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12145022
|
Filing Dt:
|
06/24/2008
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
INTERMEDIATE SEMICONDUCTOR DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
12145382
|
Filing Dt:
|
06/24/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT AND SEED LAYERS
|
|