|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13217867
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
MEMORY WITH THREE TRANSISTOR MEMORY CELL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
13217963
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
Arrays Of Recessed Access Devices, Methods Of Forming Recessed Access Gate Constructions, And Methods Of Forming Isolation Gate Constructions In The Fabrication Of Recessed Access Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13218289
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
VERTICAL SOLID-STATE TRANSDUCERS HAVING BACKSIDE TERMINALS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13218374
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
METHODS, APPARATUSES, AND CIRCUITS FOR PROGRAMMING A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13218665
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
APPARATUSES AND METHODS OF REPROGRAMMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13219417
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PROVIDING DATA FROM MULTIPLE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13219439
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
THRESHOLD VOLTAGE COMPENSATION IN A MULTILEVEL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
13219459
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
Process of Manufacturing an Open Pattern Inductor
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13219473
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
NON-VOLATILE MEMORY APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13219491
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
METHOD OF MAKING A FLOATING GATE NON-VOLATILE MOS SEMICONDUCTOR MEMORY DEVICE WITH IMPROVED CAPACITIVE COUPLING AND DEVICE THUS OBTAINED
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13219509
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
METHODS AND APPARATUSES INCLUDING A GLOBAL TIMING GENERATOR AND LOCAL CONTROL CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13219518
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SOLID STATE RADIATION TRANSDUCERS AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13219530
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SOLID-STATE RADIATION TRANSDUCER DEVICES HAVING FLIP-CHIP MOUNTED SOLID-STATE RADIATION TRANSDUCERS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
13220266
|
Filing Dt:
|
08/29/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
CONDUCTIVE INTERCONNECT STRUCTURES AND FORMATION METHODS USING SUPERCRITICAL FLUIDS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13220462
|
Filing Dt:
|
08/29/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
DISCONTINUOUS PATTERNED BONDS FOR SEMICONDUCTOR DEVICES AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13221752
|
Filing Dt:
|
08/30/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
METHODS, INTEGRATED CIRCUITS, APPARATUSES AND BUFFERS WITH ADJUSTABLE DRIVE STRENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13221777
|
Filing Dt:
|
08/30/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
OVER-LIMIT ELECTRICAL CONDITION PROTECTION CIRCUITS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
13222253
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
MEMORY READ METHODS, APPARATUS, AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
13222367
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
METHODS AND APPARATUSES INCLUDING MEMORY CELLS WITH AIR GAPS AND OTHER LOW DIELECTRIC CONSTANT MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13222602
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
METHODS AND APPARATUSES INCLUDING STRINGS OF MEMORY CELLS FORMED ALONG LEVELS OF SEMICONDUCTOR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
13222858
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
CONTROL OF INPUTS TO A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13222942
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
APPARATUSES AND METHODS OF OPERATING FOR MEMORY ENDURANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13223098
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SOLID STATE TRANSDUCER DEVICES, INCLUDING DEVICES HAVING INTEGRATED ELECTROSTATIC DISCHARGE PROTECTION, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
13223136
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SOLID STATE TRANSDUCERS WITH STATE DETECTION, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13223171
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
CONCURRENT MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
13223729
|
Filing Dt:
|
09/01/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
CURRENT MODE DATA SENSING AND PROPAGATION USING VOLTAGE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
13224070
|
Filing Dt:
|
09/01/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
DEVICES, SYSTEMS, AND METHODS FOR A POWER GENERATOR SYSTEM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13224268
|
Filing Dt:
|
09/01/2011
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
METHOD, SYSTEM, AND DEVICE FOR L-SHAPED MEMORY COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13224804
|
Filing Dt:
|
09/02/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES, ASSEMBLIES AND CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
13225318
|
Filing Dt:
|
09/02/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13225365
|
Filing Dt:
|
09/02/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
VOLTAGE TRIMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13226787
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
Methods Of Forming An Interconnect Between A Substrate Bit Line Contact And A Bit Line In DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13227187
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
INTERMEDIATE STRUCTURES FOR FORMING CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13227217
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
MISSING PIXEL ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
13227294
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
MULTI-PHASE CLOCK GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
13227315
|
Filing Dt:
|
09/07/2011
|
Title:
|
THREE-DIMENSIONAL DYNAMIC RANDOM ACCESS MEMORY WITH AN ANCILLARY ELECTRODE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13227319
|
Filing Dt:
|
09/07/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
LOW POWER MULTI-LEVEL SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
13227730
|
Filing Dt:
|
09/08/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
SOFTWARE DISTRIBUTION METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
13227896
|
Filing Dt:
|
09/08/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
SOFTWARE DISTRIBUTION METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
13227982
|
Filing Dt:
|
09/08/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING REDUCED SUB-THRESHOLD LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13229455
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
DIFFERENTIAL DELAY COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
13229898
|
Filing Dt:
|
09/12/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
SIMPLIFIED PITCH DOUBLING PROCESS FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13231371
|
Filing Dt:
|
09/13/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
NANOSCALE FLOATING GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13231554
|
Filing Dt:
|
09/13/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
RECESSED ACCESS DEVICE FOR A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13231667
|
Filing Dt:
|
09/13/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
NON-VOLATILE RESISTIVE OXIDE MEMORY CELLS, NON-VOLATILE RESISTIVE OXIDE MEMORY ARRAYS, AND METHODS OF FORMING NON-VOLATILE RESISTIVE OXIDE MEMORY CELLS AND MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
13232230
|
Filing Dt:
|
09/14/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
PHOTOMASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13232580
|
Filing Dt:
|
09/14/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
CELL DETERIORATION WARNING APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13232797
|
Filing Dt:
|
09/14/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13234395
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
DVI LINK WITH PARALLEL TEST DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13234422
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
3D STRUCTURED MEMORY DEVICES AND METHODS FOR MANUFACTURING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13234498
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
PLATINUM-CONTAINING CONSTRUCTIONS, AND METHODS OF FORMING PLATINUM-CONTAINING CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
13234659
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
SELECT DEVICES FOR MEMORY CELL APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13234836
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
METHOD OF FORMING A NON-VOLATILE ELECTRON STORAGE MEMORY AND THE RESULTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
13234854
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
COMPUTER SYSTEMS MANUFACTURING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
13234875
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
RESISTIVE MEMORY CELL INCLUDING INTEGRATED SELECT DEVICE AND STORAGE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13234996
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
MEMORY CELLS, SEMICONDUCTOR DEVICES, SYSTEMS INCLUDING SUCH CELLS, AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13235243
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
SIGNAL DRIVER CIRCUIT HAVING ADJUSTABLE OUTPUT VOLTAGE FOR A HIGH LOGIC LEVEL OUTPUT SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13235722
|
Filing Dt:
|
09/19/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
PITCH MULTIPLIED MASK PATTERNS FOR ISOLATED FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
13235906
|
Filing Dt:
|
09/19/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
ON-DIE ANTI-RESONANCE STRUCTURE FOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13235939
|
Filing Dt:
|
09/19/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
METHOD FOR PROVIDING ELECTRICAL CONNECTIONS TO SPACED CONDUCTIVE LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
13235995
|
Filing Dt:
|
09/19/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
METHODS OF OPERATING MEMORIES INCLUDING CHARACTERIZING MEMORY CELL SIGNAL LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
13236178
|
Filing Dt:
|
09/19/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
METHODS FOR FORMING MEMORY DEVICES WITH REDUCED OPERATIONAL ENERGY IN PHASE CHANGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
13236372
|
Filing Dt:
|
09/19/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
REDISTRIBUTION LAYERS FOR MICROFEATURE WORKPIECES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
13236765
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
REDUCTION OF QUICK CHARGE LOSS EFFECT IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13236907
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
PACKAGED MICROELECTRONIC IMAGERS AND METHODS OF PACKAGING MICROELECTRONIC IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13237105
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
Correction of Non-Uniform Sensitivity in an Image Array
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13237126
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
CONTACT FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13237447
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES INCLUDING DAMASCENE TRENCHES WITH CONDUCTIVE STRUCTURES AND RELATED METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13238192
|
Filing Dt:
|
09/21/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
METHOD FOR SELECTIVELY MODIFYING SPACING BETWEEN PITCH MULTIPLIED STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13238998
|
Filing Dt:
|
09/21/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
DEVICES, METHODS, AND APPARATUSES FOR DETECTION, SENSING, AND REPORTING FUNCTIONALITY FOR SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13239058
|
Filing Dt:
|
09/21/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR REDUCING PIN-COUNT OF MEMORY DEVICES, AND MEMORY DEVICE TESTERS FOR SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
13240914
|
Filing Dt:
|
09/22/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
CIRCUITS, SYSTEMS AND METHODS FOR DRIVING HIGH AND LOW VOLTAGES ON BIT LINES IN NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13241059
|
Filing Dt:
|
09/22/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
SEMICONDUCTOR SUBSTRATES WITH UNITARY VIAS AND VIA TERMINALS, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
13242535
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
MEMORY CONTROLLERS, MEMORY SYSTEMS, SOLID STATE DRIVES AND METHODS FOR PROCESSING A NUMBER OF COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
13242539
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
DELAY LOCKED LOOP CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13242790
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
RESISTIVE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
13243495
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
VOLTAGE REGULATOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13243510
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
DEVICES AND MEMORY ARRAYS INCLUDING BIT LINES AND BIT LINE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
13243820
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
METHOD AND SYSTEM FOR ELECTRICALLY COUPLING A CHIP TO CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13243917
|
Filing Dt:
|
09/23/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
MEMORY DEVICE AND METHOD HAVING ON-BOARD PROCESSING LOGIC FOR FACILITATING INTERFACE WITH MULTIPLE PROCESSORS, AND COMPUTER SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13245348
|
Filing Dt:
|
09/26/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
HIGH-K GATE DIELECTRIC OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13245392
|
Filing Dt:
|
09/26/2011
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
SUPPLY VOLTAGE DISTRIBUTION SYSTEM WITH REDUCED RESISTANCE FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13246050
|
Filing Dt:
|
09/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
Methods of Modifying Oxide Spacers
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13246146
|
Filing Dt:
|
09/27/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
13247088
|
Filing Dt:
|
09/28/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
SILICON DIOXIDE DEPOSITION METHODS USING AT LEAST OZONE AND TEOS AS DEPOSITION PRECURSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13247539
|
Filing Dt:
|
09/28/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
PROCESS FOR ENHANCING SOLUBILITY AND REACTION RATES IN SUPERCRITICAL FLUIDS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13247769
|
Filing Dt:
|
09/28/2011
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
Methods of Forming Through-Substrate Vias
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13248214
|
Filing Dt:
|
09/29/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
REPRODUCIBLE RESISTANCE VARIABLE INSULATING MEMORY DEVICES AND METHODS FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
13248221
|
Filing Dt:
|
09/29/2011
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
SYSTEMS AND METHODS INVOLVING MANAGING A PROBLEMATIC MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13248625
|
Filing Dt:
|
09/29/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHODS OF FORMING A PLURALITY OF TRANSISTOR GATES, AND METHODS OF FORMING A PLURALITY OF TRANSISTOR GATES HAVING AT LEAST TWO DIFFERENT WORK FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
13248791
|
Filing Dt:
|
09/29/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHODS OF FORMING AN ARRAY OF MEMORY CELLS, METHODS OF FORMING A PLURALITY OF FIELD EFFECT TRANSISTORS, METHODS OF FORMING SOURCE/DRAIN REGIONS AND ISOLATION TRENCHES, AND METHODS OF FORMING A SERIES OF SPACED TRENCHES INTO A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13248970
|
Filing Dt:
|
09/29/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHODS OF FORMING THROUGH SUBSTRATE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13249544
|
Filing Dt:
|
09/30/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR FORMING METAL OXIDE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
13250688
|
Filing Dt:
|
09/30/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MONITORING A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13251859
|
Filing Dt:
|
10/03/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
ELECTRONIC APPARATUS HAVING IC TEMPERATURE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13251953
|
Filing Dt:
|
10/03/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR IMPLEMENTING AND MANUFACTURING RETICLES FOR USE IN PHOTOLITHOGRAPHY TOOLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13251980
|
Filing Dt:
|
10/03/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
MICROELECTRONIC DEVICE PACKAGES, STACKED MICROELECTRONIC DEVICE PACKAGES, AND METHODS FOR MANUFACTURING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
13251981
|
Filing Dt:
|
10/03/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
CLOCK DISTRIBUTION APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
13251992
|
Filing Dt:
|
10/03/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHODS OF FORMING MATERIAL ON A SUBSTRATE, AND A METHOD OF FORMING A FIELD EFFECT TRANSISTOR GATE OXIDE ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13253651
|
Filing Dt:
|
10/05/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
METHODS FOR DEFINING EVALUATION POINTS FOR OPTICAL PROXIMITY CORRECTION AND OPTICAL PROXIMITY CORRECTION METHODS INCLUDING SAME
|
|