|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
13534038
|
Filing Dt:
|
06/27/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
METHOD FOR FABRICATING STACKED SEMICONDUCTOR SYSTEM WITH ENCAPSULATED THROUGH WIRE INTERCONNECTS (TWI)
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13535048
|
Filing Dt:
|
06/27/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
THYRISTOR MEMORY AND METHODS OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13535322
|
Filing Dt:
|
06/27/2012
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
Methods Of Removing Particles From Over Semiconductor Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13537150
|
Filing Dt:
|
06/29/2012
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
MULTIPLE LEVEL PROGRAM VERIFY IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13538272
|
Filing Dt:
|
06/29/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
DEVICES, SYSTEMS, AND METHODS RELATED TO PLANARIZING SEMICONDUCTOR DEVICES AFTER FORMING OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
13538714
|
Filing Dt:
|
06/29/2012
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
A METHOD AND SYSTEM TO DYNAMICALLY POWER-DOWN A BLOCK OF A PATTERN-RECOGNITION PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13538796
|
Filing Dt:
|
06/29/2012
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR EXPOSING SEMICONDUCTOR WORKPIECES TO VAPORS FOR THROUGH-HOLE CLEANING AND/OR OTHER PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
13538891
|
Filing Dt:
|
06/29/2012
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
CONDUCTIVE STRUCTURES FOR MICROFEATURE DEVICES AND METHODS FOR FABRICATING MICROFEATURE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13539990
|
Filing Dt:
|
07/02/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
ERASE OPERATIONS WITH ERASE-VERIFY VOLTAGES BASED ON WHERE IN THE ERASE OPERATIONS AN ERASE CYCLE OCCURS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13540510
|
Filing Dt:
|
07/02/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
METHODS FOR ETCHING DOPED OXIDES IN THE MANUFACTURE OF MICROFEATURE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13541113
|
Filing Dt:
|
07/03/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
FAST MEASUREMENT INITIALIZATION FOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13541435
|
Filing Dt:
|
07/03/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
METHOD AND SYSTEM FOR BINDING HALIDE-BASED CONTAMINANTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13541578
|
Filing Dt:
|
07/03/2012
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
CLOCK SIGNAL GENERATORS HAVING A REDUCED POWER FEEDBACK CLOCK PATH AND METHODS FOR GENERATING CLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13542236
|
Filing Dt:
|
07/05/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
HIERARCHICAL MEMORY ARCHITECTURE TO CONNECT MASS STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
13542250
|
Filing Dt:
|
07/05/2012
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
VOLTAGE SWITCHING IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13542830
|
Filing Dt:
|
07/06/2012
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
THERMAL ISOLATION IN MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13542913
|
Filing Dt:
|
07/06/2012
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
METHODS OF FORMING A PATTERN ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13543154
|
Filing Dt:
|
07/06/2012
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
STAIR STEP FORMATION USING AT LEAST TWO MASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
13543156
|
Filing Dt:
|
07/06/2012
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
METHOD OF FORMING A HERMETICALLY SEALED FIBER TO CHIP CONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
13543469
|
Filing Dt:
|
07/06/2012
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
APPARATUSES AND/OR METHODS FOR OPERATING A MEMORY CELL AS AN ANTI-FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
13543698
|
Filing Dt:
|
07/06/2012
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
APPARATUSES AND METHODS FOR ADJUSTING A PATH DELAY OF A COMMAND PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13544532
|
Filing Dt:
|
07/09/2012
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
COMPOSITIONS COMPRISING SUPERCRITICAL CARBON DIOXIDE AND METALLIC COMPOUNDS, AND METHODS OF INCREASING THE SOLUBILITY OF MATERIALS IN SUPERCRITICAL CARBON DIOXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13545591
|
Filing Dt:
|
07/10/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
RESOLVING TRAPPING SETS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13546876
|
Filing Dt:
|
07/11/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
MEMORY DEVICES AND METHODS OF STORING DATA ON A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
13546919
|
Filing Dt:
|
07/11/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
MEMORY PROGRAMMING METHODS AND MEMORY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
13546927
|
Filing Dt:
|
07/11/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
Methods of Forming Capacitors
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13546944
|
Filing Dt:
|
07/11/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
METHOD OF STORING DATA ON A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13547139
|
Filing Dt:
|
07/12/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING WAVE DIVISION MULTIPLEXING OPTICAL COMMUNICATION SYSTEM WITH ACTIVE CARRIER HOPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13547228
|
Filing Dt:
|
07/12/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
METHODS OF FORMING NANO-SCALE PORES, NANO-SCALE ELECTRICAL CONTACTS, AND MEMORY DEVICES INCLUDING NANO-SCALE ELECTRICAL CONTACTS, AND RELATED STRUCTURES AND DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13547270
|
Filing Dt:
|
07/12/2012
|
Title:
|
RESISTIVE MEMORY ELEMENTS EXHIBITING INCREASED INTERFACIAL ADHESION STRENGTH, METHODS OF FORMING THE SAME, AND RELATED RESISTIVE MEMORY CELLS AND MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13547296
|
Filing Dt:
|
07/12/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGES INCLUDING THERMALLY INSULATING MATERIALS AND METHODS OF MAKING AND USING SUCH SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13547399
|
Filing Dt:
|
07/12/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
MEMORY ARRAYS HAVING SUBSTANTIALLY VERTICAL, ADJACENT SEMICONDUCTOR STRUCTURES AND THE FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13547559
|
Filing Dt:
|
07/12/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
SOFT LANDING FOR DESIRED PROGRAM THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13547897
|
Filing Dt:
|
07/12/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
LIGHTING DEVICES INCLUDING PATTERNED OPTICAL COMPONENTS AND ASSOCIATED DEVICES, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13548077
|
Filing Dt:
|
07/12/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
METHODS FOR FORMING ARRAYS OF SMALL, CLOSELY SPACED FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13548342
|
Filing Dt:
|
07/13/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
MULTIPLE STEP PROGRAMMING IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13548614
|
Filing Dt:
|
07/13/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
MEMORY ARRAY WITH ULTRA-THIN ETCHED PILLAR SURROUND GATE ACCESS TRANSISTORS AND BURIED DATA/BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13549714
|
Filing Dt:
|
07/16/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
DATA LINE MANAGEMENT IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13549743
|
Filing Dt:
|
07/16/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
NAND flash Memory Programming
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13550225
|
Filing Dt:
|
07/16/2012
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
PILLAR ON PAD INTERCONNECT STRUCTURES, SEMICONDUCTOR DICE AND DIE ASSEMBLIES INCLUDING SUCH INTERCONNECT STRUCTURES, AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13550241
|
Filing Dt:
|
07/16/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
WORD LINE DRIVERS IN NON-VOLATILE MEMORY DEVICE AND METHOD HAVING A SHARED POWER BANK AND PROCESSOR-BASED SYSTEMS USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13550281
|
Filing Dt:
|
07/16/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
DATA STORAGE SYSTEM, ELECTRONIC SYSTEM, AND TELECOMMUNICATIONS SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13550340
|
Filing Dt:
|
07/16/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS HAVING DIELECTRIC REGIONS THAT INCLUDE MULTIPLE METAL OXIDE-COMPRISING MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13550671
|
Filing Dt:
|
07/17/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
METHODS FOR CONTROLLING HOST MEMORY ACCESS WITH MEMORY DEVICES AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13550718
|
Filing Dt:
|
07/17/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
SENSING OPERATIONS IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13551243
|
Filing Dt:
|
07/17/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
GCIB-TREATED RESISTIVE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13551254
|
Filing Dt:
|
07/17/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
METHODS FOR REMOVING DIELECTRIC MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13551919
|
Filing Dt:
|
07/18/2012
|
Title:
|
METHOD FOR FABRICATING BURIED BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13551975
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS, MEMORY CELLS, MEMORY ARRAYS AND METHODS OF FORMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13552028
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
PACKET DECONSTRUCTION/RECONSTRUCTION AND LINK-CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
13552479
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
METHODS AND SYSTEMS FOR HANDLING DATA RECEIVED BY A STATE MACHINE ENGINE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
13552488
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
METHODS AND SYSTEMS FOR USING STATE VECTOR DATA IN A STATE MACHINE ENGINE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
13552491
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
MEMORY MANAGEMENT FOR A HIERARCHICAL MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
13552492
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
METHODS AND DEVICES FOR PROGRAMMING A STATE MACHINE ENGINE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13552764
|
Filing Dt:
|
07/19/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
SOLID STATE STORAGE DEVICE CONTROLLER WITH PARALLEL OPERATION MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13553225
|
Filing Dt:
|
07/19/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
PHASE CHANGE MEMORY ELEMENTS USING ENERGY CONVERSION LAYERS, MEMORY ARRAYS AND SYSTEMS INCLUDING SAME, AND METHODS OF MAKING AND USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13554265
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
CHEMICAL VAPORIZER FOR MATERIAL DEPOSITION SYSTEMS AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13554278
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
MEMORY CELL STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13554577
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
ONE-TRANSISTOR COMPOSITE-GATE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13555492
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13555891
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
LOCALIZED COMPRESSIVE STRAINED SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13556026
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
DIE STACKING WITH AN ANNULAR VIA HAVING A RECESSED SOCKET
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13556042
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
EXTENDED SINGLE-BIT ERROR CORRECTION AND MULTIPLE-BIT ERROR DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13556066
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
CONFIGURABLE PARTITIONS FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13556593
|
Filing Dt:
|
07/24/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
FAULT-TOLERANT NON-VOLATILE INTEGRATED CIRCUIT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13556880
|
Filing Dt:
|
07/24/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
METHODS OF FORMING NAND MEMORY CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
13557984
|
Filing Dt:
|
07/25/2012
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
METHODS FOR FORMING ASSEMBLIES AND MULTI-CHIP MODULES INCLUDING STACKED SEMICONDUCTOR DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13559073
|
Filing Dt:
|
07/26/2012
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13559162
|
Filing Dt:
|
07/26/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
BOOTING IN SYSTEMS HAVING DEVICES COUPLED IN A CHAINED CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
13559235
|
Filing Dt:
|
07/26/2012
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
DEVICE IDENTIFICATION ASSIGNMENT AND TOTAL DEVICE NUMBER DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
13559319
|
Filing Dt:
|
07/26/2012
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
METHODS AND APPARATUSES FOR CALIBRATING DATA SAMPLING POINTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13559942
|
Filing Dt:
|
07/27/2012
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
MEMORY DEVICES AND METHOD FOR ERROR TEST, RECORDATION AND REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13560181
|
Filing Dt:
|
07/27/2012
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
APPATUSES AND METHODS FOR PRECHARGE OPERATIONS AND ACCUMULATED CHARGE DISSIPATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
13560279
|
Filing Dt:
|
07/27/2012
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
MEMORY CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13560836
|
Filing Dt:
|
07/27/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
Methods of Fabricating Components for Microelectronic Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13561248
|
Filing Dt:
|
07/30/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
ARCHITECTURE AND METHOD FOR MEMORY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13561424
|
Filing Dt:
|
07/30/2012
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
METHODS OF FABRICATING SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
13561632
|
Filing Dt:
|
07/30/2012
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
APPARATUS POWER CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
13561637
|
Filing Dt:
|
07/30/2012
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
MEMORY DEVICES AND PROGRAMMING MEMORY ARRAYS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13561837
|
Filing Dt:
|
07/30/2012
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MONITORING A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13561901
|
Filing Dt:
|
07/30/2012
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
METHODS OF MAKING JFET DEVICES WITH PIN GATE STACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13561922
|
Filing Dt:
|
07/30/2012
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
COMMUNICATION BETWEEN INTERNAL AND EXTERNAL PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13561946
|
Filing Dt:
|
07/30/2012
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
VERTICAL MEMORY WITH BODY CONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13562536
|
Filing Dt:
|
07/31/2012
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
DATA INTERLEAVING MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13563244
|
Filing Dt:
|
07/31/2012
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
DELAY LINE OFF-STATE CONTROL WITH POWER REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13563283
|
Filing Dt:
|
07/31/2012
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
Title:
|
LEVEL COMPENSATION IN MULTILEVEL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13563314
|
Filing Dt:
|
07/31/2012
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
MEMORY APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13563397
|
Filing Dt:
|
07/31/2012
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
BIT INVERSION IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2020
|
Application #:
|
13564458
|
Filing Dt:
|
08/01/2012
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
PARTIAL BLOCK MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13564616
|
Filing Dt:
|
08/01/2012
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
Title:
|
I/O CIRCUIT WITH PHASE MIXER FOR SLEW RATE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13564883
|
Filing Dt:
|
08/02/2012
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
MEMORY SEGMENT ACCESSING IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
13565583
|
Filing Dt:
|
08/02/2012
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
APPARATUS AND METHOD FOR BUFFERED WRITE COMMANDS IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13566180
|
Filing Dt:
|
08/03/2012
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
DETERMINING WHETHER A MEMORY CELL STATE IS IN A VALLEY BETWEEN ADJACENT DATA STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13567680
|
Filing Dt:
|
08/06/2012
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
MEMORY SUPER BLOCK ALLOCATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13567729
|
Filing Dt:
|
08/06/2012
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
NON-VOLATILE MEMORY CELL HEALING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13567839
|
Filing Dt:
|
08/06/2012
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
DISTRIBUTED SEMICONDUCTOR DEVICE METHODS, APPARATUS, AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13567867
|
Filing Dt:
|
08/06/2012
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
INCORPORATING NOISE AND/OR JITTER INTO WAVEFORM GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13567896
|
Filing Dt:
|
08/06/2012
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
DEVICES COMPRISING NANOTUBES OR NANOWIRES HAVING ALTERABLE CHARACTERISTICS, AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
13568509
|
Filing Dt:
|
08/07/2012
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
Title:
|
METHODS, DEVICES AND PROCESSES FOR MULTI-STATE PHASE CHANGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13569500
|
Filing Dt:
|
08/08/2012
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT APPARATUS, SYSTEMS, AND METHODS
|
|