|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14020523
|
Filing Dt:
|
09/06/2013
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
FRACTIONAL BITS IN MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14020549
|
Filing Dt:
|
09/06/2013
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
APPARATUSES AND RELATED METHODS FOR STAGGERING POWER-UP OF A STACK OF SEMICONDUCTOR DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
14021076
|
Filing Dt:
|
09/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
ECLIPSE ELIMINATION BY MONITORING THE PIXEL SIGNAL LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
14021268
|
Filing Dt:
|
09/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
METHODS FOR RECEIVING AND TRANSMITTING VOLTAGE THROUGH THE USE OF SUPPLY VOLTAGE OR GROUND CONNECTIONS INCLUDING BOND PAD INTERCONNECTS FOR INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14021445
|
Filing Dt:
|
09/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
VERTICAL DEVICES AND METHODS OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
14021515
|
Filing Dt:
|
09/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
SCALABLE MULTI-FUNCTIONAL AND MULTI-LEVEL NANO-CRYSTAL NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14021705
|
Filing Dt:
|
09/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
NANODOT CHARGE STORAGE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14022102
|
Filing Dt:
|
09/09/2013
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PROVIDING ACTIVE AND INACTIVE CLOCK SIGNALS TO A COMMAND PATH CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14023112
|
Filing Dt:
|
09/10/2013
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
ACCESSING MEMORY CELLS IN PARALLEL IN A CROSS-POINT ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2016
|
Application #:
|
14023138
|
Filing Dt:
|
09/10/2013
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
Magnetic Tunnel Junctions And Methods Of Forming Magnetic Tunnel Junctions
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14024126
|
Filing Dt:
|
09/11/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
METHODS OF PROVIDING ACCESS TO I/O DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14024347
|
Filing Dt:
|
09/11/2013
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
DRAM Arrays, Semiconductor Constructions and DRAM Array Layouts
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
14024836
|
Filing Dt:
|
09/12/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
Methods of Making Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14025529
|
Filing Dt:
|
09/12/2013
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
APPARATUS AND METHODS FOR LEAKAGE CURRENT REDUCTION IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14025537
|
Filing Dt:
|
09/12/2013
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
Methods for Forming Interconnections between Top Electrodes in Memory Cells by a Two-Step Chemical-Mechanical Polishing (CMP) Process
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14026627
|
Filing Dt:
|
09/13/2013
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
MAGNETIC MEMORY CELLS, METHODS OF FABRICATION, SEMICONDUCTOR DEVICES, MEMORY SYSTEMS, AND ELECTRONIC SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14026883
|
Filing Dt:
|
09/13/2013
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
METHODS OF FORMING A FERROELECTRIC MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
14027088
|
Filing Dt:
|
09/13/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
INDEXED REGISTER ACCESS FOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
14027381
|
Filing Dt:
|
09/16/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
SPLIT DATA ERROR CORRECTION CODE CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
14027515
|
Filing Dt:
|
09/16/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
SUPPLY VOLTAGE OR GROUND CONNECTIONS FOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14027709
|
Filing Dt:
|
09/16/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
DEVICES AND METHODS OF PROGRAMMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
14028134
|
Filing Dt:
|
09/16/2013
|
Publication #:
|
|
Pub Dt:
|
02/20/2014
| | | | |
Title:
|
MEMORY SYSTEM AND METHOD USING A MEMORY DEVICE DIE STACKED WITH A LOGIC DIE USING DATA ENCODING, AND SYSTEM USING THE MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14028242
|
Filing Dt:
|
09/16/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
THYRISTOR RANDOM ACCESS MEMORY DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14028784
|
Filing Dt:
|
09/17/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES WITH LOW CONTACT RESISTANCE AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
14028987
|
Filing Dt:
|
09/17/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
ELECTRONIC SYSTEMS HAVING SUBSTANTIALLY VERTICAL SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
14029105
|
Filing Dt:
|
09/17/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
SYSTEM AND METHODS FOR FORMING APERTURES IN MICROFEATURE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
14029187
|
Filing Dt:
|
09/17/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
SEMICONDUCTOR DIE ASSEMBLIES, SEMICONDUCTOR DEVICES INCLUDING SAME, AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14029422
|
Filing Dt:
|
09/17/2013
|
Publication #:
|
|
Pub Dt:
|
02/27/2014
| | | | |
Title:
|
STATE CHANGE IN SYSTEMS HAVING DEVICES COUPLED IN A CHAINED CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
14029455
|
Filing Dt:
|
09/17/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
MICROELECTRONIC DIE PACKAGES WITH METAL LEADS, INCLUDING METAL LEADS FOR STACKED DIE PACKAGES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
14030763
|
Filing Dt:
|
09/18/2013
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
MEMORY CELLS, METHODS OF FABRICATION, AND SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
14030880
|
Filing Dt:
|
09/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14031432
|
Filing Dt:
|
09/19/2013
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
DATA SHIFTING VIA A NUMBER OF ISOLATION DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
14031470
|
Filing Dt:
|
09/19/2013
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
METHODS AND APPARATUSES FOR ALTERNATE CLOCK SELECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14031509
|
Filing Dt:
|
09/19/2013
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
METHODS AND APPARATUSES HAVING STRINGS OF MEMORY CELLS AND SELECT GATES WITH DOUBLE GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14031545
|
Filing Dt:
|
09/19/2013
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR INPUT BUFFER HAVING COMBINED OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
14032541
|
Filing Dt:
|
09/20/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
Transistor Structures And Integrated Circuitry Comprising An Array of Transistor Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
14034014
|
Filing Dt:
|
09/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
14034159
|
Filing Dt:
|
09/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
MACRO AND COMMAND EXECUTION FROM MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
14034240
|
Filing Dt:
|
09/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
METHODS OF CONDITIONING A PLANARIZING PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14034257
|
Filing Dt:
|
09/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
SEMICONDUCTOR TEMPERATURE SENSOR WITH HIGH SENSITIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
14034266
|
Filing Dt:
|
09/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
NAND FLASH MEMORY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
14034275
|
Filing Dt:
|
09/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
NON-VOLATILE MEMORY CIRCUIT, SYSTEM, AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14034411
|
Filing Dt:
|
09/23/2013
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR MITIGATING UNEVEN CIRCUIT DEGRADATION OF DELAY CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
14034852
|
Filing Dt:
|
09/24/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
BOOTING IN SYSTEMS HAVING DEVICES COUPLED IN A CHAINED CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14035232
|
Filing Dt:
|
09/24/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
RESISTANCE VARIABLE MEMORY CELL STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14035505
|
Filing Dt:
|
09/24/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
APPARATUS INCLUDING MEMORY CHANNEL CONTROL CIRCUIT AND RELATED METHODS FOR RELAYING COMMANDS TO LOGICAL UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
14036437
|
Filing Dt:
|
09/25/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
IMAGE SENSOR INCLUDING REAL-TIME AUTOMATIC EXPOSURE CONTROL AND SWALLOWABLE PILL INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14036788
|
Filing Dt:
|
09/25/2013
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
MEMORY CELL WITH INDEPENDENTLY-SIZED ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14036939
|
Filing Dt:
|
09/25/2013
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
IMAGE SENSOR DEFECT IDENTIFICATION USING BLURRING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
14037049
|
Filing Dt:
|
09/25/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
SYSTEMS AND METHODS FOR STOCHASTIC MODELS OF MASK PROCESS VARIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14037488
|
Filing Dt:
|
09/26/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
MEMORY DEVICE HAVING A DIFFERENT SOURCE LINE COUPLED TO EACH OF A PLURALITY OF LAYERS OF MEMORY CELL ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
14037592
|
Filing Dt:
|
09/26/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
ELECTRONIC SYSTEM HAVING MEMORY WITH A PHYSICAL BLOCK HAVING A SECTOR STORING DATA AND INDICATING A MOVE STATUS OF ANOTHER SECTOR OF THE PHYSICAL BLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14037688
|
Filing Dt:
|
09/26/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE HAVING A COLOSSAL MAGNETO-CAPACITIVE MATERIAL BEING FORMED CLOSE TO A CHANNEL REGION OF A TRANSISTOR.
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14038164
|
Filing Dt:
|
09/26/2013
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR DEVICES AND STRUCTURES WITH IMPROVED PLANARIZATION, UNIFORMITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
14038277
|
Filing Dt:
|
09/26/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
ANTI-ECLIPSE CIRCUITRY WITH TRACKING OF FLOATING DIFFUSION RESET LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
14038365
|
Filing Dt:
|
09/26/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
SELF-ALIGNED SEMICONDUCTOR TRENCH STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
14038472
|
Filing Dt:
|
09/26/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
ELECTRONIC DEVICES INCLUDING TWO OR MORE SUBSTRATES ELECTRICALLY CONNECTED TOGETHER AND METHODS OF FORMING SUCH ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14039796
|
Filing Dt:
|
09/27/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
METHODS AND DEVICES FOR MEMORY READS WITH PRECHARGED DATA LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14040245
|
Filing Dt:
|
09/27/2013
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
METHODS OF FORMING NANOSTRUCTURES INCLUDING METAL OXIDES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14041334
|
Filing Dt:
|
09/30/2013
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
VOLATILE MEMORY ARCHITECTURE IN NON-VOLATILE MEMORY DEVICES AND RELATED CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14041585
|
Filing Dt:
|
09/30/2013
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
CONFIGURABLE REFERENCE CURRENT GENERATION FOR NON VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
14041736
|
Filing Dt:
|
09/30/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
VOLTAGE GENERATION AND ADJUSTMENT IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14041928
|
Filing Dt:
|
09/30/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
THREE DIMENSIONAL MEMORY AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14042016
|
Filing Dt:
|
09/30/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
MEMORY NETWORK METHODS, APPARATUS, AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
14043476
|
Filing Dt:
|
10/01/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
APPARATUS RELATING TO A MEMORY CELL HAVING A FLOATING BODY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
14043536
|
Filing Dt:
|
10/01/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
INTERCONNECTS AND SEMICONDUCTOR DEVICES INCLUDING AT LEAST TWO PORTIONS OF A METAL NITRIDE MATERIAL AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14043544
|
Filing Dt:
|
10/01/2013
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
ENGINEERED SUBSTRATE ASSEMBLIES WITH THERMALLY OPAQUE MATERIALS, AND ASSOCIATED SYSTEMS, DEVICES, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14043704
|
Filing Dt:
|
10/01/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
SHALLOW TRENCH ISOLATION FOR A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14043943
|
Filing Dt:
|
10/02/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
FORMING AIR GAPS IN MEMORY ARRAYS AND MEMORY ARRAYS WITH AIR GAPS THUS FORMED
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
14044304
|
Filing Dt:
|
10/02/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
METHODS OF ELIMINATING PATTERN COLLAPSE ON PHOTORESIST PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
14045492
|
Filing Dt:
|
10/03/2013
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
Title:
|
METHOD FOR KINK COMPENSATION IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14045521
|
Filing Dt:
|
10/03/2013
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
ON-DIE TERMINATION APPARATUSES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14045570
|
Filing Dt:
|
10/03/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
DEVICES AND METHODS FOR OPERATING A SOLID STATE DRIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14045830
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
REFRESH OF NON-VOLATILE MEMORY CELLS BASED ON FATIGUE CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
14046297
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
METHOD OF PROGRAMMING A MULTI-LEVEL MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14046640
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
SENSING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2017
|
Application #:
|
14046719
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES WITH IMPROVED CONTACTS AND ASSOCIATED METHODS OF MAUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14046738
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONFIGURING DRIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14046756
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
APPARATUS AND METHODS FOR A PHYSICAL LAYOUT OF SIMULTANEOUSLY SUB-ACCESSIBLE MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
14046785
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
SELF-TIMED ERROR CORRECTING CODE EVALUATION SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14046786
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CONTROLLING DELAY CIRCUITS DURING AN IDLE STATE TO REDUCE DEGRADATION OF AN ELECTRICAL CHARACTERISTIC
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
14046796
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
APPARATUSES AND METHODS FOR ALTERING A FORWARD PATH DELAY OF A SIGNAL PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
14046832
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14047605
|
Filing Dt:
|
10/07/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
PHASE CHANGE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
14047831
|
Filing Dt:
|
10/07/2013
|
Publication #:
|
|
Pub Dt:
|
06/26/2014
| | | | |
Title:
|
MULTI-LENS SOLID STATE LIGHTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
14048151
|
Filing Dt:
|
10/08/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
Memory Devices Comprising Word Line Structures, At Least One Select Gate Structure, and a Plurality Of Doped Regions
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
14048249
|
Filing Dt:
|
10/08/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
METHOD AND STRUCTURE FOR INTEGRATING CAPACITOR-LESS MEMORY CELL WITH LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
14048290
|
Filing Dt:
|
10/08/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
NONVOLATILE MEMORY CELLS AND METHODS OF FORMING NONVOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14048791
|
Filing Dt:
|
10/08/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICE WITH DIFFERENT ILLUMINATION PARAMETERS AT DIFFERENT REGIONS OF AN EMITTER ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
14049109
|
Filing Dt:
|
10/08/2013
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
MEMORY ARBITRATION SYSTEM AND METHOD HAVING AN ARBITRATION PACKET PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14049135
|
Filing Dt:
|
10/08/2013
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
Methods of Forming Line Patterns In Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
14049711
|
Filing Dt:
|
10/09/2013
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
APPARATUSES AND METHODS INCLUDING SELECTIVELY PROVIDING A SINGLE OR SEPARATE CHIP SELECT SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
14050500
|
Filing Dt:
|
10/10/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
CAPACITOR-LESS MEMORY CELL, DEVICE, SYSTEM AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
14050535
|
Filing Dt:
|
10/10/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
METHOD FOR FABRICATING A THROUGH WIRE INTERCONNECT (TWI) ON A SEMICONDUCTOR SUBSTRATE HAVING A BONDED CONNECTION AND AN ENCAPSULATING POLYMER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
14050774
|
Filing Dt:
|
10/10/2013
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
DETERMINING LOCATION OF ERROR DETECTION DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
14051212
|
Filing Dt:
|
10/10/2013
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
PHASE CHANGE MEMORY STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
14052465
|
Filing Dt:
|
10/11/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
DIELECTRICS CONTAINING AT LEAST ONE OF A REFRACTORY METAL OR A NON-REFRACTORY METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
14052483
|
Filing Dt:
|
10/11/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
RUTHENIUM FOR A DIELECTRIC CONTAINING A LANTHANIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
14053200
|
Filing Dt:
|
10/14/2013
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
Title:
|
Reference Voltage Generator for Single-Ended Communication Systems
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14053233
|
Filing Dt:
|
10/14/2013
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
Title:
|
METHOD FOR PACKAGING CIRCUITS
|
|