skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:050937/0001   Pages: 964
Recorded: 10/09/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
10/31/2000
Application #:
09291414
Filing Dt:
04/13/1999
Title:
METHOD AND APPARATUS FOR CONTROLLING THE OPERATION OF AN INTEGRATED CIRCUIT RESPONSIVE TO OUT-OF-SYNCHRONISM CONTROL SIGNALS
2
Patent #:
Issue Dt:
03/06/2001
Application #:
09291415
Filing Dt:
04/13/1999
Title:
MEMORY CIRCUIT INCLUDING A SEMICONDUCTOR STRUCURE HAVING MORE USABLE SUBSTRATE AREA
3
Patent #:
Issue Dt:
03/13/2001
Application #:
09291536
Filing Dt:
04/14/1999
Title:
CACHE MEMORIES USING DRAM CELLS WITH HIGH-SPEED DATA PATH
4
Patent #:
Issue Dt:
08/06/2002
Application #:
09291762
Filing Dt:
04/14/1999
Title:
LOCAL INTERCONNECT STRUCTURES FOR INTEGRATED CIRCUITS AND METHODS FOR MAKING THE SAME
5
Patent #:
Issue Dt:
07/23/2002
Application #:
09292081
Filing Dt:
04/14/1999
Title:
METHOD OF COATING A SEMICONDUCTOR WAFER
6
Patent #:
Issue Dt:
09/12/2006
Application #:
09292132
Filing Dt:
04/14/1999
Title:
METHODS OF FORMING A TRANSISTOR GATE
7
Patent #:
Issue Dt:
03/16/2004
Application #:
09292745
Filing Dt:
04/16/1999
Title:
SEMICONDUCTOR DEVICE, ELECTRICAL CONDUCTOR SYSTEM, AND METHOD OF MAKING
8
Patent #:
Issue Dt:
08/14/2001
Application #:
09293027
Filing Dt:
04/16/1999
Title:
METHODS OF OPERATING A DYNAMIC RANDOM ACCESS MEMORY
9
Patent #:
Issue Dt:
10/09/2007
Application #:
09293188
Filing Dt:
04/16/1999
Title:
METHOD OF FORMING INTERCONNECT STRUCTURE WITH INTERLAYER DIELECTRIC
10
Patent #:
Issue Dt:
01/30/2001
Application #:
09293203
Filing Dt:
04/16/1999
Title:
CIRCUITS AND SYSTEMS FOR REALIGNING DATA OUTPUT BY SEMICONDUCTOR TESTERS TO PACKET-BASED DEVICES UNDER TEST
11
Patent #:
Issue Dt:
07/23/2002
Application #:
09293353
Filing Dt:
04/16/1999
Title:
REDUNDANCY ANTIFUSE BANK FOR A MEMORY DEVICE
12
Patent #:
Issue Dt:
01/02/2001
Application #:
09293369
Filing Dt:
04/16/1999
Title:
METHOD OF MAKING A SACRIFICIAL SELF-ALIGNED INTERCONNECT STRUCTURE
13
Patent #:
Issue Dt:
05/22/2001
Application #:
09293636
Filing Dt:
04/15/1999
Title:
SELECTIVE SILICON FORMATION FOR SEMICONDUCTOR DEVICES
14
Patent #:
Issue Dt:
07/11/2000
Application #:
09294185
Filing Dt:
04/19/1999
Title:
INTEGRATED CIRCUIT PACKAGE ELECTRICAL ENHANCEMENT
15
Patent #:
Issue Dt:
07/03/2001
Application #:
09294771
Filing Dt:
04/19/1999
Title:
METHOD OF MAKING A VOID-FREE ALUMINUM FILM
16
Patent #:
Issue Dt:
10/24/2000
Application #:
09294908
Filing Dt:
04/20/1999
Title:
POLISHING PAD METHODS OF MANUFACTURE AND USE
17
Patent #:
Issue Dt:
05/08/2001
Application #:
09295019
Filing Dt:
04/20/1999
Title:
CARRIER HEADS, PLANARIZING MACHINES AND METHODS FOR MECHANICAL OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES
18
Patent #:
Issue Dt:
12/05/2000
Application #:
09295263
Filing Dt:
04/20/1999
Title:
CIRCUIT FOR PROVIDING A READING PHASE AFTER POWER-ON-RESET
19
Patent #:
Issue Dt:
05/01/2001
Application #:
09295437
Filing Dt:
04/20/1999
Title:
METHOD FOR MAKING SEMICONDUCTOR DEVICES HAVING GRADUAL SLOPE CONTACTS
20
Patent #:
Issue Dt:
08/13/2002
Application #:
09295988
Filing Dt:
04/21/1999
Title:
INTEGRATED CIRCUIT HAVING TEMPORARY CONDUCTIVE PATH STRUCTURE AND METHOD FOR FORMING THE SAME
21
Patent #:
Issue Dt:
07/11/2000
Application #:
09296015
Filing Dt:
04/21/1999
Title:
MULTI-CHIP MODULE SYSTEM
22
Patent #:
Issue Dt:
05/30/2000
Application #:
09296457
Filing Dt:
04/21/1999
Title:
CLOSURE SYSTEM FOR DEVICES HAVING A STYLUS
23
Patent #:
Issue Dt:
09/03/2002
Application #:
09296889
Filing Dt:
04/22/1999
Publication #:
Pub Dt:
01/31/2002
Title:
CHEMISTRY FOR CHEMICAL VAPOR DEPOSITION OF TITANIUM CONTAINING FILMS
24
Patent #:
Issue Dt:
07/18/2000
Application #:
09296952
Filing Dt:
04/22/1999
Title:
SEMICONDUCTOR DEVICE INCLUDING COMBED BOND PAD OPENING, ASSEMBLIES AND METHODS
25
Patent #:
Issue Dt:
09/04/2001
Application #:
09298159
Filing Dt:
04/23/1999
Title:
METHOD OF FORMING SEMICONDUCTOR DIE WITH INTEGRAL DECOUPLING CAPACITOR
26
Patent #:
Issue Dt:
12/05/2000
Application #:
09298300
Filing Dt:
04/23/1999
Title:
SEMICONDUCTOR RELIABILITY TEST CHIP
27
Patent #:
Issue Dt:
10/31/2000
Application #:
09298301
Filing Dt:
04/23/1999
Title:
COMPRESSION LAYER ON THE LEADFRAME TO REDUCE STRESS DEFECTS
28
Patent #:
Issue Dt:
03/27/2001
Application #:
09298769
Filing Dt:
04/23/1999
Title:
METHOD FOR TESTING SEMICONDUCTOR COMPONENTS
29
Patent #:
Issue Dt:
10/09/2001
Application #:
09298799
Filing Dt:
04/23/1999
Title:
BALANCED DUAL-EDGE TRIGGERED DATA BIT SHIFTING CIRCUIT AND METHOD
30
Patent #:
Issue Dt:
06/24/2003
Application #:
09299066
Filing Dt:
04/23/1999
Title:
WIDE DYNAMIC RANGE FUSION USING MEMORY LOOK-UP
31
Patent #:
Issue Dt:
11/16/1999
Application #:
09299312
Filing Dt:
04/26/1999
Title:
METHOD OF RINSING AND DRYING SEMICONDUCTOR WAFERS IN A CHAMBER WITH A MOVABLE SIDE WALL
32
Patent #:
Issue Dt:
09/03/2002
Application #:
09299357
Filing Dt:
04/26/1999
Title:
ANTI-REFLECTIVE COATINGS AND METHODS REGARDING SAME
33
Patent #:
Issue Dt:
12/26/2000
Application #:
09299771
Filing Dt:
04/26/1999
Title:
METHOD AND APPARATUS FOR DUAL MODE OUTPUT BUFFER IMPEDANCE COMPENSATION
34
Patent #:
Issue Dt:
04/24/2001
Application #:
09299799
Filing Dt:
04/26/1999
Title:
WORD SELECTION LOGIC TO IMPLEMENT AN 80 OR 96-BIT CACHE SRAM
35
Patent #:
Issue Dt:
08/21/2001
Application #:
09300007
Filing Dt:
04/26/1999
Title:
POLISHING PAD AND SYSTEM
36
Patent #:
Issue Dt:
06/19/2001
Application #:
09300029
Filing Dt:
04/27/1999
Title:
PROCESS FOR FORMING AN INTEGRATED CIRCUIT COMPRISING NON-VOLATILE MEMORY CELLS AND SIDE TRANSISTORS AND CORRESPONDING IC
37
Patent #:
Issue Dt:
10/23/2001
Application #:
09300099
Filing Dt:
04/27/1999
Publication #:
Pub Dt:
05/31/2001
Title:
CURRENT SENSE AMPLIFIER AND CURRENT COMPARATOR WITH HYSTERESIS
38
Patent #:
Issue Dt:
04/03/2001
Application #:
09300362
Filing Dt:
04/26/1999
Title:
APPARATUS FOR ALIGNING AND CONNECTING SEMICONDUCTOR COMPONENTS TO SUBSTRATES
39
Patent #:
Issue Dt:
05/25/2004
Application #:
09300363
Filing Dt:
04/26/1999
Title:
CONTACT STRUCTURE FOR INTEGRATED CIRCUIT DEVICES
40
Patent #:
Issue Dt:
10/24/2000
Application #:
09301273
Filing Dt:
04/27/1999
Title:
METHOD FOR FABRICATION OF AND APPARATUS FOR USE AS A SEMICONDUCTOR PHOTOMASK
41
Patent #:
Issue Dt:
06/05/2001
Application #:
09301279
Filing Dt:
04/28/1999
Title:
IMPROVED METHOD FOR PRODUCING LAMINATED FILM/METAL STRUCTURES
42
Patent #:
Issue Dt:
08/07/2001
Application #:
09301422
Filing Dt:
04/28/1999
Title:
METHOD AND APPARATUS FOR SYNCHRONOUS DATA TRANSFERS IN A MEMORY DEVICE WITH LOOKAHEAD LOGIC FOR DETECTING LETENCY INTERVALS
43
Patent #:
Issue Dt:
11/30/1999
Application #:
09301643
Filing Dt:
04/28/1999
Title:
DIE ARCHITECTURE ACCOMMODATING HIGH-SPEED SEMICONDUCTOR DEVICES
44
Patent #:
Issue Dt:
01/16/2001
Application #:
09302167
Filing Dt:
04/29/1999
Title:
METHODS OF FORMING SOI INSULATOR LAYERS AND METHODS OF FORMING TRANSISTOR DEVICES
45
Patent #:
Issue Dt:
11/21/2000
Application #:
09302196
Filing Dt:
04/29/1999
Title:
TRANSVERSE HYBIRD LOC PACKAGE
46
Patent #:
Issue Dt:
09/05/2000
Application #:
09302231
Filing Dt:
04/29/1999
Title:
METHOD FOR SAVING DATA IN THE EVENT OF UNWANTED INTERRUPTIONS IN THE PROGRAMMING CYCLE OF A NONVOLATILE MEMORY, AND A NONVOLATILE MEMORY
47
Patent #:
Issue Dt:
05/23/2000
Application #:
09302338
Filing Dt:
04/29/1999
Title:
METHOD IN AN INTEGRATED CIRCUIT (IC) MANUFACTURING PROCESS FOR IDENTIFYING AND REDIRECTING IC'S MIS-PROCESSED DURING THEIR MANUFACTURE
48
Patent #:
Issue Dt:
06/19/2001
Application #:
09302343
Filing Dt:
04/29/1999
Title:
ENCAPSULATED TRANSFER MOLDING OF A SEMICONDUCTOR DIE WITH ATTACHED HEAT SINK
49
Patent #:
Issue Dt:
03/20/2001
Application #:
09302833
Filing Dt:
04/30/1999
Title:
DIRECT CONNECT INTERCONNECT FOR TESTING SEMICONDUCTOR DICE AND WAFERS
50
Patent #:
Issue Dt:
09/23/2003
Application #:
09302906
Filing Dt:
04/30/1999
Title:
SENSOR SYSTEM MOUSE
51
Patent #:
Issue Dt:
11/21/2000
Application #:
09303076
Filing Dt:
04/30/1999
Title:
DELAY LOCK LOOPS, SIGNAL LOCKING METHODS AND METHODS OF IMPLEMENTING DELAY LOCK LOOPS
52
Patent #:
Issue Dt:
08/14/2001
Application #:
09303367
Filing Dt:
04/30/1999
Title:
PROBE CARD AND TESTING METHOD FOR SEMICONDUCTOR WAFERS
53
Patent #:
Issue Dt:
05/21/2002
Application #:
09303843
Filing Dt:
05/03/1999
Publication #:
Pub Dt:
03/07/2002
Title:
APPARATUS AND METHOD FOR PROGRAMMING VOLTAGE PROTECTION IN AN NON-VOLATILE MEMORY SYSTEM
54
Patent #:
Issue Dt:
07/24/2001
Application #:
09304227
Filing Dt:
05/03/1999
Title:
FLEXIBLE SEMICONDUCTOR INTERCONNECT FABRICATED BY BACKSLIDE THINNING
55
Patent #:
Issue Dt:
06/20/2000
Application #:
09304299
Filing Dt:
05/03/1999
Title:
SELECTIVE POWER DISTRIBUTION CIRCUIT FOR AN INTEGRATED CIRCUIT
56
Patent #:
Issue Dt:
10/17/2000
Application #:
09304358
Filing Dt:
05/04/1999
Title:
CATALYTIC BREAKDOWN OF REACTANT GASES IN CHEMICAL VAPOR DEPOSITION
57
Patent #:
Issue Dt:
08/28/2001
Application #:
09304360
Filing Dt:
05/04/1999
Title:
APPARATUS FOR EXTERNALLY TIMING HIGH VOLTAGE CYCLES OF NON-VOLATILE MEMORY SYSTEM
58
Patent #:
Issue Dt:
03/20/2001
Application #:
09304368
Filing Dt:
05/04/1999
Title:
METHOD OF FORMING OVERMOLDED CHIP SCALE PACKAGE AND RESULTING PRODUCT
59
Patent #:
Issue Dt:
02/27/2001
Application #:
09304502
Filing Dt:
05/03/1999
Title:
METHOD OF PRODUCTION AN UNDERFILL OF A BUMPED OR RAISED DIE USING A BARRIER ADJACENT TO THE SIDEWALL OF A SEMICONDUCTOR DEVICE
60
Patent #:
Issue Dt:
09/19/2000
Application #:
09304848
Filing Dt:
05/05/1999
Title:
APPARATUS FOR PROCESSING A PLANAR STRUCTURE
61
Patent #:
Issue Dt:
07/03/2001
Application #:
09304941
Filing Dt:
05/04/1999
Title:
SEMICONDUCTOR PACKAGE WITH WIRE BOND PROTECTIVE MEMBER
62
Patent #:
Issue Dt:
09/18/2001
Application #:
09305493
Filing Dt:
05/05/1999
Title:
CARRIERS INCLUDING PROJECTED CONTACT STRUCTURES FOR ENGAGING BUMPED SEMICONDUCTOR DEVICES
63
Patent #:
Issue Dt:
08/29/2000
Application #:
09306078
Filing Dt:
05/06/1999
Title:
CHARGE-PUMPING TO INCREASE ELECTRON COLLECTION EFFICIENCY
64
Patent #:
Issue Dt:
06/06/2000
Application #:
09306322
Filing Dt:
05/06/1999
Title:
METHOD AND APPARATUS FOR PROVIDING REDUNDANCY IN NON-VOLATILE MEMORY DEVICES
65
Patent #:
Issue Dt:
03/20/2001
Application #:
09306936
Filing Dt:
05/07/1999
Title:
METHODS OF FABRICATING DISPLAY SCREENS USING ELECTROPHORETIC DEPOSITION
66
Patent #:
Issue Dt:
12/12/2000
Application #:
09307131
Filing Dt:
05/07/1999
Title:
METHODS OF FORMING INTEGRATED CIRCUITRY AND INTEGRATED CIRCUITRY STRUCTURES
67
Patent #:
Issue Dt:
10/31/2000
Application #:
09307240
Filing Dt:
04/30/1999
Title:
NOVEL STATIC MEMORY CELL AND METHOD OF MANUFACTURING A STATIC MEMORY CELL
68
Patent #:
Issue Dt:
09/18/2001
Application #:
09307739
Filing Dt:
05/10/1999
Title:
COMPONENT MOUNT
69
Patent #:
Issue Dt:
07/11/2000
Application #:
09309331
Filing Dt:
05/11/1999
Title:
SEMICONDUCTOR DEVICE SOCKET, ASSEMBLY AND METHODS
70
Patent #:
Issue Dt:
07/18/2000
Application #:
09309347
Filing Dt:
05/11/1999
Title:
UNDERFILL COATING FOR LOC PACKAGE
71
Patent #:
Issue Dt:
04/11/2000
Application #:
09310060
Filing Dt:
05/11/1999
Title:
VOID-FREE UNDERFILL OF SURFACE MOUNTED CHIPS
72
Patent #:
Issue Dt:
09/04/2001
Application #:
09310288
Filing Dt:
05/12/1999
Title:
ADJUSTABLE HIGH-TRIGGER-VOLTAGE ELECTROSTATIC DISCHARGE PROTECTION DEVICE
73
Patent #:
Issue Dt:
12/12/2000
Application #:
09310489
Filing Dt:
05/12/1999
Title:
METHOD OF CONTROLLING OUTDIFFUSION IN A DOPED THREE-DIMENSIONAL FILM BY USING ANGLED IMPLANTS
74
Patent #:
Issue Dt:
03/21/2000
Application #:
09310506
Filing Dt:
05/12/1999
Title:
IC MECHANICAL PLANARIZATION PROCESS INCORPORATING TWO SLURRY COMPOSITIONS FOR FASTER MATERIAL REMOVAL TIMES
75
Patent #:
Issue Dt:
04/03/2001
Application #:
09310515
Filing Dt:
05/12/1999
Title:
A DEVICE FABRICATED BY A METHOD OF CONTROLLING OUTDIFFUSION FROM A DOPED THREE-DIMENSIONAL FILM
76
Patent #:
Issue Dt:
04/02/2002
Application #:
09310538
Filing Dt:
05/12/1999
Title:
ELECTROSTATIC DISCHARGE PROTECTION DEVICE HAVING A GRADED JUNCTION
77
Patent #:
Issue Dt:
08/28/2001
Application #:
09311032
Filing Dt:
05/13/1999
Title:
WAFER HANDLING DEVICE HAVING CONFORMING PERIMETER SEAL
78
Patent #:
Issue Dt:
09/05/2000
Application #:
09311045
Filing Dt:
05/13/1999
Title:
DIRECT LOGICAL BLOCK ADDRESSING FLASH MEMORY MASS STORAGE ARCHITECTURE
79
Patent #:
Issue Dt:
07/31/2001
Application #:
09311632
Filing Dt:
05/14/1999
Title:
EFFICIENT FABRICATION PROCESS FOR DUAL WELL TYPE STRUCTURES
80
Patent #:
Issue Dt:
08/08/2000
Application #:
09311914
Filing Dt:
05/14/1999
Title:
METHOD OF FORMING A CIRCUITRY ISOLATION REGION WITHIN A SEMICONDUCTIVE WAFER
81
Patent #:
Issue Dt:
05/07/2002
Application #:
09312122
Filing Dt:
05/14/1999
Publication #:
Pub Dt:
02/07/2002
Title:
METHOD AND APPARATUS FOR SIMULTANEOUSLY ACCESSING THE TAG AND DATA ARRAYS OF A MEMORY DEVICE
82
Patent #:
Issue Dt:
07/18/2000
Application #:
09312381
Filing Dt:
05/14/1999
Title:
METHOD, APPARATUS AND SYSTEM FOR TESTING BUMPED SEMICONDUCTOR COMPONENTS
83
Patent #:
Issue Dt:
11/28/2000
Application #:
09313049
Filing Dt:
05/17/1999
Title:
A METHOD OF FORMING A LOGIC ARRAY FOR A DECODER
84
Patent #:
Issue Dt:
12/19/2000
Application #:
09313812
Filing Dt:
05/18/1999
Title:
RETRACTABLE KEYBOARD ILLUMINATION DEVICE
85
Patent #:
Issue Dt:
07/23/2002
Application #:
09313926
Filing Dt:
05/18/1999
Title:
INTEGRATED CIRCUIT COMPRISING AT LEAST TWO MEMORIES
86
Patent #:
Issue Dt:
03/27/2001
Application #:
09314594
Filing Dt:
05/19/1999
Title:
ENDPOINT DETECTOR AND METHOD FOR MEASURING A CHANGE IN WAFER THICKNESS IN CHEMICAL-MECHANICAL POLISHING OF SEMICONDUCTOR WAFERS
87
Patent #:
Issue Dt:
08/01/2000
Application #:
09314870
Filing Dt:
05/19/1999
Title:
TREATMENT OF A SURFACE HAVING EXPOSED SILICA
88
Patent #:
Issue Dt:
05/15/2001
Application #:
09314873
Filing Dt:
05/19/1999
Title:
SEMICONDUCTOR DEVICE INCLUDING COMBED BOND PAD OPENING, ASSEMBLIES AND METHODS
89
Patent #:
Issue Dt:
05/07/2002
Application #:
09315455
Filing Dt:
05/20/1999
Title:
FORMATION OF ELECTRICAL CONTACTS TO CONDUCTIVE ELEMENTS IN THE FABRICATION OF SEMICONDUCTOR INTEGRATED CIRCUITS
90
Patent #:
Issue Dt:
08/29/2000
Application #:
09315649
Filing Dt:
05/20/1999
Title:
SYNCHRONOUS DRAM MEMORY WITH ASYNCHROMOUS COLUMN DECODE
91
Patent #:
Issue Dt:
07/11/2000
Application #:
09316510
Filing Dt:
05/21/1999
Title:
APPARATUS TO INCREASE GAS RESIDENCE TIME IN A REACTOR
92
Patent #:
Issue Dt:
09/05/2000
Application #:
09316893
Filing Dt:
05/21/1999
Title:
APPARATUS AND METHOD FOR REDUCING DAMAGE TO WAFER CUTTING BLADES DURING WAFER DICING
93
Patent #:
Issue Dt:
06/12/2001
Application #:
09317007
Filing Dt:
05/24/1999
Title:
METHOD AND APPARATUS FOR STROBING ANTIFUSE CIRCUITS IN A MEMORY DEVICE
94
Patent #:
Issue Dt:
05/15/2001
Application #:
09317314
Filing Dt:
05/24/1999
Title:
THE USE OF A STREAM OF COMPRESSED GAS TO DETECT SEMICONDUCTOR INTERCONNECT PROBLEMS
95
Patent #:
Issue Dt:
05/16/2000
Application #:
09317368
Filing Dt:
05/24/1999
Title:
METHOD AND APPARATUS FOR STROBING ANTIFUSE CIRCUITS IN A MEMORY DEVICE
96
Patent #:
Issue Dt:
08/14/2001
Application #:
09317387
Filing Dt:
05/24/1999
Title:
COMPARATOR FOR DETERMINING PROCESS VARIATIONS
97
Patent #:
Issue Dt:
07/09/2002
Application #:
09317841
Filing Dt:
05/25/1999
Title:
INTEGRATED CORDLESS MOUSE AND LASER POINTER
98
Patent #:
Issue Dt:
08/29/2000
Application #:
09317907
Filing Dt:
05/24/1999
Title:
MEMORY DEVICE WITH REGULATED POWER SUPPLY CONTROL
99
Patent #:
Issue Dt:
09/04/2001
Application #:
09318019
Filing Dt:
05/25/1999
Title:
LEAD FRAME ASSEMBLIES WITH VOLTAGE REFERENCE PLANE AND IC PACKAGES INCLUDING SAME
100
Patent #:
Issue Dt:
03/29/2005
Application #:
09318073
Filing Dt:
05/25/1999
Title:
THIN FILM MEMORY DEVICE HAVING LOCAL AND EXTERNAL MAGNETIC SHIELDING
Assignor
1
Exec Dt:
07/31/2019
Assignee
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/14/2024 05:24 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT