USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	050937/0001			Pages:	964
		Recorded:	10/09/2019
Attorney Dkt #:	4816.244
Conveyance:	RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).

Total properties: 18018
Page 53 of 181
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181

Patent #:	6770921	Issue Dt:	08/03/2004	Application #:	09945337	Filing Dt:	08/31/2001
Publication #:	US20030042514	Pub Dt:	03/06/2003
Title:	SIDEWALL STRAP FOR COMPLEMENTARY SEMICONDUCTOR STRUCTURES AND METHOD OF MAKING SAME

Patent #:	6583518	Issue Dt:	06/24/2003	Application #:	09945380	Filing Dt:	08/31/2001
Publication #:	US20030042628	Pub Dt:	03/06/2003
Title:	CROSS-DIFFUSION RESISTANT DUAL-POLYCIDE SEMICONDUCTOR STRUCTURE AND METHOD

Patent #:	6754108	Issue Dt:	06/22/2004	Application #:	09945395	Filing Dt:	08/30/2001
Publication #:	US20030043622	Pub Dt:	03/06/2003
Title:	DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS

Patent #:	6730960	Issue Dt:	05/04/2004	Application #:	09945398	Filing Dt:	08/30/2001
Publication #:	US20020020871	Pub Dt:	02/21/2002
Title:	STATIC NVRAM WITH ULTRA THIN TUNNEL OXIDES

Patent #:	6861727	Issue Dt:	03/01/2005	Application #:	09945491	Filing Dt:	08/30/2001
Publication #:	US20020008300	Pub Dt:	01/24/2002
Title:	ANTIFUSE STRUCTURES, METHODS, AND APPLICATIONS

Patent #:	6800899	Issue Dt:	10/05/2004	Application #:	09945495	Filing Dt:	08/30/2001
Publication #:	US20030042512	Pub Dt:	03/06/2003
Title:	VERTICAL TRANSISTORS, ELECTRICAL DEVICES CONTAINING A VERTICAL TRANSISTOR, AND COMPUTER SYSTEMS CONTAINING A VERTICAL TRANSISTOR

Patent #:	6778441	Issue Dt:	08/17/2004	Application #:	09945498	Filing Dt:	08/30/2001
Publication #:	US20030043630	Pub Dt:	03/06/2003
Title:	DEAPROM WITH INSULATING METAL OXIDE INTERPOLY INSULATORS

Patent #:	7075829	Issue Dt:	07/11/2006	Application #:	09945500	Filing Dt:	08/30/2001
Publication #:	US20030043632	Pub Dt:	03/06/2003
Title:	PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

Patent #:	7068544	Issue Dt:	06/27/2006	Application #:	09945507	Filing Dt:	08/30/2001
Publication #:	US20030043637	Pub Dt:	03/06/2003
Title:	FLASH MEMORY WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

Patent #:	6385129	Issue Dt:	05/07/2002	Application #:	09945509	Filing Dt:	08/30/2001
Title:	DELAY LOCKED LOOP MONITOR TEST MODE

Patent #:	6578165	Issue Dt:	06/10/2003	Application #:	09945511	Filing Dt:	08/30/2001
Publication #:	US20020026610	Pub Dt:	02/28/2002
Title:	INTERNAL GUARDBAND FOR SEMICONDUCTOR TESTING

Patent #:	7087954	Issue Dt:	08/08/2006	Application #:	09945512	Filing Dt:	08/30/2001
Publication #:	US20030042532	Pub Dt:	03/06/2003
Title:	IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

Patent #:	6507074	Issue Dt:	01/14/2003	Application #:	09945513	Filing Dt:	08/30/2001
Publication #:	US20020047165	Pub Dt:	04/25/2002
Title:	STRUCTURE FOR ESD PROCTECTION IN SEMICONDUCTOR CHIPS

Patent #:	6586797	Issue Dt:	07/01/2003	Application #:	09945514	Filing Dt:	08/30/2001
Publication #:	US20030049900	Pub Dt:	03/13/2003
Title:	GRADED COMPOSITION GATE INSULATORS TO REDUCE TUNNELING BARRIERS IN FLASH MEMORY DEVICES

Patent #:	8026161	Issue Dt:	09/27/2011	Application #:	09945535	Filing Dt:	08/30/2001
Publication #:	US20030045078	Pub Dt:	03/06/2003
Title:	HIGHLY RELIABLE AMORPHOUS HIGH-K GATE OXIDE ZRO2

Patent #:	7358171	Issue Dt:	04/15/2008	Application #:	09945553	Filing Dt:	08/30/2001
Publication #:	US20030071316	Pub Dt:	04/17/2003
Title:	METHOD TO CHEMICALLY REMOVE METAL IMPURITIES FROM POLYCIDE GATE SIDEWALLS

Patent #:	6576538	Issue Dt:	06/10/2003	Application #:	09945567	Filing Dt:	08/30/2001
Publication #:	US20030049932	Pub Dt:	03/13/2003
Title:	TECHNIQUE FOR HIGH EFFICIENCY METALORGANIC CHEMICAL VAPOR DEPOSITION

Patent #:	7497005	Issue Dt:	03/03/2009	Application #:	09946054	Filing Dt:	09/04/2001
Publication #:	US20020005565	Pub Dt:	01/17/2002
Title:	METHOD FOR FORMING AN INDUCTOR

Patent #:	6661104	Issue Dt:	12/09/2003	Application #:	09946291	Filing Dt:	09/04/2001
Publication #:	US20020025602	Pub Dt:	02/28/2002
Title:	MICROELECTRONIC ASSEMBLY WITH PRE-DISPOSED FILL MATERIAL AND ASSOCIATED METHOD OF MANUFACTURE

Patent #:	6891889	Issue Dt:	05/10/2005	Application #:	09947331	Filing Dt:	09/05/2001
Publication #:	US20030072364	Pub Dt:	04/17/2003
Title:	SIGNAL TO NOISE RATIO OPTIMIZATION FOR VIDEO COMPRESSION BIT-RATE CONTROL

Patent #:	6586916	Issue Dt:	07/01/2003	Application #:	09947522	Filing Dt:	09/07/2001
Publication #:	US20020005710	Pub Dt:	01/17/2002
Title:	FREQUENCY SENSING NMOS VOLTAGE REGULATOR

Patent #:	6566206	Issue Dt:	05/20/2003	Application #:	09948496	Filing Dt:	09/06/2001
Publication #:	US20020055231	Pub Dt:	05/09/2002
Title:	SEMICONDUCTOR STRUCTURE HAVING MORE USABLE SUBSTRATE AREA AND METHOD FOR FORMING SAME

Patent #:	6586761	Issue Dt:	07/01/2003	Application #:	09948830	Filing Dt:	09/07/2001
Publication #:	US20030047762	Pub Dt:	03/13/2003
Title:	PHASE CHANGE MATERIAL MEMORY DEVICE

Patent #:	6635568	Issue Dt:	10/21/2003	Application #:	09949416	Filing Dt:	09/07/2001
Publication #:	US20020006722	Pub Dt:	01/17/2002
Title:	REFRACTORY METAL ROUGHNESS REDUCTION USING HIGH TEMPERATURE ANNEAL IN HYDRIDES OR ORGANO-SILANE AMBIENTS

Patent #:	6903465	Issue Dt:	06/07/2005	Application #:	09949683	Filing Dt:	09/10/2001
Publication #:	US20020030284	Pub Dt:	03/14/2002
Title:	METHOD AND APPARATUS FOR A SEMICONDUCTOR PACKAGE FOR VERTICAL SURFACE MOUNTING

Patent #:	6682979	Issue Dt:	01/27/2004	Application #:	09951152	Filing Dt:	09/12/2001
Publication #:	US20020019142	Pub Dt:	02/14/2002
Title:	METHODS OF FORMING TRANSISTORS ASSOCIATED WITH SEMICONDUCTOR SUBSTRATES

Patent #:	7208805	Issue Dt:	04/24/2007	Application #:	09951153	Filing Dt:	09/12/2001
Publication #:	US20020047142	Pub Dt:	04/25/2002
Title:	STRUCTURES COMPRISING A LAYER FREE OF NITROGEN BETWEEN SILICON NITRIDE AND PHOTORESIST

Patent #:	6653184	Issue Dt:	11/25/2003	Application #:	09951307	Filing Dt:	09/12/2001
Publication #:	US20020006736	Pub Dt:	01/17/2002
Title:	METHOD OF FORMING TRANSISTORS ASSOCIATED WITH SEMICONDUCTOR SUBSTRATES COMPRISING FORMING A NITROGEN-COMPRISING REGION ACROSS AN OXIDE REGION OF A TRANSISTOR GATE

Patent #:	7340069	Issue Dt:	03/04/2008	Application #:	09951904	Filing Dt:	09/14/2001
Publication #:	US20030053641	Pub Dt:	03/20/2003
Title:	SYSTEM AND METHOD FOR SPLIT AUTOMATIC GAIN CONTROL

Patent #:	6538476	Issue Dt:	03/25/2003	Application #:	09952123	Filing Dt:	09/11/2001
Publication #:	US20020008549	Pub Dt:	01/24/2002
Title:	METHOD OF FORMING A PSEUDO-DIFFERENTIAL CURRENT SENSE AMPLIFIER WITH HYSTERESIS

Patent #:	6794239	Issue Dt:	09/21/2004	Application #:	09952890	Filing Dt:	09/14/2001
Publication #:	US20020016034	Pub Dt:	02/07/2002
Title:	METHOD OF FABRICATION OF SEMICONDUCTOR STRUCTURES BY ION IMPLANTATION

Patent #:	6525961	Issue Dt:	02/25/2003	Application #:	09952957	Filing Dt:	09/12/2001
Publication #:	US20020071307	Pub Dt:	06/13/2002
Title:	METHOD AND CIRCUIT FOR PROGRAMMING A MULTILEVEL NON-VOLATILE MEMORY

Patent #:	6563737	Issue Dt:	05/13/2003	Application #:	09953070	Filing Dt:	09/13/2001
Publication #:	US20020057604	Pub Dt:	05/16/2002
Title:	READING CIRCUIT FOR SEMICONDUCTOR NON-VOLATILE MEMORIES

Patent #:	6851027	Issue Dt:	02/01/2005	Application #:	09953356	Filing Dt:	09/17/2001
Publication #:	US20030056074	Pub Dt:	03/20/2003
Title:	MEMORY SYSTEM ORGANIZED INTO BLOCKS OF DIFFERENT SIZES AND ALLOCATION METHOD THEREFOR

Patent #:	6639319	Issue Dt:	10/28/2003	Application #:	09953675	Filing Dt:	09/17/2001
Publication #:	US20020068433	Pub Dt:	06/06/2002
Title:	CONDUCTIVE STRUCTURE IN AN INTEGRATED CIRCUIT

Patent #:	6861267	Issue Dt:	03/01/2005	Application #:	09953833	Filing Dt:	09/17/2001
Publication #:	US20030052351	Pub Dt:	03/20/2003
Title:	REDUCING SHUNTS IN MEMORIES WITH PHASE-CHANGE MATERIAL

Patent #:	6599800	Issue Dt:	07/29/2003	Application #:	09954340	Filing Dt:	09/14/2001
Publication #:	US20020045313	Pub Dt:	04/18/2002
Title:	METHODS OF FORMING CAPACITORS, AND METHODS OF FORMING CAPACITOR-OVER-BIT LINE MEMORY CIRCUITRY, AND RELATED INTEGRATED CIRCUITRY CONSTRUCTIONS

Patent #:	7317310	Issue Dt:	01/08/2008	Application #:	09954402	Filing Dt:	09/11/2001
Publication #:	US20030047350	Pub Dt:	03/13/2003
Title:	EMBEDDED PCB IDENTIFICATION

Patent #:	6444497	Issue Dt:	09/03/2002	Application #:	09954552	Filing Dt:	09/17/2001
Publication #:	US20020019080	Pub Dt:	02/14/2002
Title:	METHOD AND APPARATUS FOR REDUCING BGA WARPAGE CAUSED BY ENCAPSULATION

Patent #:	6525982	Issue Dt:	02/25/2003	Application #:	09954600	Filing Dt:	09/11/2001
Publication #:	US20030048682	Pub Dt:	03/13/2003
Title:	METHODS OF PROGRAMMING AND CIRCUITRY FOR A PROGRAMMABLE ELEMENT

Patent #:	6479379	Issue Dt:	11/12/2002	Application #:	09954605	Filing Dt:	09/10/2001
Publication #:	US20020019126	Pub Dt:	02/14/2002
Title:	SELF-ALIGNED ETCH STOP FOR POLYCRYSTALLINE SILICON PLUGS ON A SEMICONDUCTOR DEVICE

Patent #:	6434067	Issue Dt:	08/13/2002	Application #:	09955072	Filing Dt:	09/19/2001
Publication #:	US20020031022	Pub Dt:	03/14/2002
Title:	SEMICONDUCTOR MEMORY HAVING MULTIPLE REDUNDANT COLUMNS WITH OFFSET SEGMENTATION BOUNDARIES

Patent #:	6867464	Issue Dt:	03/15/2005	Application #:	09955270	Filing Dt:	09/18/2001
Publication #:	US20020033722	Pub Dt:	03/21/2002
Title:	SUPPLY VOLTAGE REDUCTION CIRCUIT FOR INTEGRATED CIRCUIT

Patent #:	6643169	Issue Dt:	11/04/2003	Application #:	09955282	Filing Dt:	09/18/2001
Publication #:	US20030053333	Pub Dt:	03/20/2003
Title:	VARIABLE LEVEL MEMORY

Patent #:	6617230	Issue Dt:	09/09/2003	Application #:	09955503	Filing Dt:	09/18/2001
Publication #:	US20020025666	Pub Dt:	02/28/2002
Title:	USE OF SELECTIVE OZONE TEOS OXIDE TO CREATE VARIABLE THICKNESS LAYERS AND SPACERS

Patent #:	6677675	Issue Dt:	01/13/2004	Application #:	09955612	Filing Dt:	09/19/2001
Publication #:	US20020050654	Pub Dt:	05/02/2002
Title:	MICROELECTRONIC DEVICES AND MICROELECTRONIC DIE PACKAGES

Patent #:	6664139	Issue Dt:	12/16/2003	Application #:	09955613	Filing Dt:	09/19/2001
Publication #:	US20020048843	Pub Dt:	04/25/2002
Title:	METHOD AND APPARATUS FOR PACKAGING A MICROELECTRONIC DIE

Patent #:	6653173	Issue Dt:	11/25/2003	Application #:	09955620	Filing Dt:	09/19/2001
Publication #:	US20020016023	Pub Dt:	02/07/2002
Title:	METHOD AND APPARATUS FOR PACKAGING A MICROELECTRONIC DIE

Patent #:	6582994	Issue Dt:	06/24/2003	Application #:	09955846	Filing Dt:	09/18/2001
Publication #:	US20020022305	Pub Dt:	02/21/2002
Title:	PASSIVATION LAYER FOR PACKAGED INTEGRATED CIRCUITS

Patent #:	6683388	Issue Dt:	01/27/2004	Application #:	09955897	Filing Dt:	09/19/2001
Publication #:	US20020052063	Pub Dt:	05/02/2002
Title:	METHOD AND APPARATUS FOR PACKAGING A MICROELECTRONIC DIE

Patent #:	6958519	Issue Dt:	10/25/2005	Application #:	09956171	Filing Dt:	09/18/2001
Publication #:	US20020017678	Pub Dt:	02/14/2002
Title:	METHODS OF FORMING FIELD EFFECT TRANSISTORS AND FIELD EFFECT TRANSISTOR CIRCUITRY

Patent #:	7109056	Issue Dt:	09/19/2006	Application #:	09956783	Filing Dt:	09/20/2001
Publication #:	US20030052330	Pub Dt:	03/20/2003
Title:	ELECTRO-AND ELECTROLESS PLATING OF METAL IN THE MANUFACTURE OF PCRAM DEVICES

Patent #:	6483378	Issue Dt:	11/19/2002	Application #:	09956812	Filing Dt:	09/21/2001
Publication #:	US20020008569	Pub Dt:	01/24/2002
Title:	VOLTAGE PUMP WITH DIODE FOR PRE-CHARGE

Patent #:	6847105	Issue Dt:	01/25/2005	Application #:	09960089	Filing Dt:	09/21/2001
Publication #:	US20030057539	Pub Dt:	03/27/2003
Title:	BUMPING TECHNOLOGY IN STACKED DIE CONFIGURATIONS

Patent #:	6440817	Issue Dt:	08/27/2002	Application #:	09960119	Filing Dt:	09/21/2001
Publication #:	US20020019114	Pub Dt:	02/14/2002
Title:	METHODS OF FORMING INTEGRATED CIRCUITRY.

Patent #:	6624471	Issue Dt:	09/23/2003	Application #:	09960254	Filing Dt:	09/20/2001
Publication #:	US20020040995	Pub Dt:	04/11/2002
Title:	LATERAL DMOS TRANSISTOR WITH FIRST AND SECOND DRAIN ELECTRODES IN RESPECTIVE CONTACT WITH HIGH-AND LOW-CONCENTRATION PORTIONS OF A DRAIN REGION

Patent #:	6471879	Issue Dt:	10/29/2002	Application #:	09960818	Filing Dt:	09/21/2001
Publication #:	US20020011459	Pub Dt:	01/31/2002
Title:	BUFFER LAYER IN FLAT PANEL DISPLAY

Patent #:	6504758	Issue Dt:	01/07/2003	Application #:	09960851	Filing Dt:	09/21/2001
Publication #:	US20020097627	Pub Dt:	07/25/2002
Title:	CONTROL CIRCUIT FOR A VARIABLE-VOLTAGE REGULATOR OF A NONVOLATILE MEMORY WITH HIERARCHICAL ROW DECODING

Patent #:	7247227	Issue Dt:	07/24/2007	Application #:	09960912	Filing Dt:	09/21/2001
Publication #:	US20030164350	Pub Dt:	09/04/2003
Title:	BUFFER LAYER IN FLAT PANEL DISPLAY

Patent #:	6784024	Issue Dt:	08/31/2004	Application #:	09960945	Filing Dt:	09/25/2001
Publication #:	US20020060370	Pub Dt:	05/23/2002
Title:	DIE ATTACH CURING METHOD FOR SEMICONDUCTOR DEVICE

Patent #:	6893325	Issue Dt:	05/17/2005	Application #:	09961624	Filing Dt:	09/24/2001
Publication #:	US20020072302	Pub Dt:	06/13/2002
Title:	METHOD AND APPARATUS FOR INCREASING CHEMICAL-MECHANICAL-POLISHING SELECTIVITY

Patent #:	7136813	Issue Dt:	11/14/2006	Application #:	09963177	Filing Dt:	09/25/2001
Publication #:	US20030061040	Pub Dt:	03/27/2003
Title:	PROBABALISTIC NETWORKS FOR DETECTING SIGNAL CONTENT

Patent #:	6579799	Issue Dt:	06/17/2003	Application #:	09963291	Filing Dt:	09/25/2001
Publication #:	US20020009886	Pub Dt:	01/24/2002
Title:	METHOD AND APPARATUS FOR CONTROLLING CHEMICAL INTERACTIONS DURING PLANARIZATION OF MICROELECTRONIC SUBSTRATES

Patent #:	6545928	Issue Dt:	04/08/2003	Application #:	09964110	Filing Dt:	09/25/2001
Publication #:	US20030058725	Pub Dt:	03/27/2003
Title:	ANTIFUSE PROGRAMMING CURRENT LIMITER

Patent #:	6819611	Issue Dt:	11/16/2004	Application #:	09964113	Filing Dt:	09/25/2001
Publication #:	US20020029360	Pub Dt:	03/07/2002
Title:	METHOD AND APPARATUS FOR DATA COMPRESSION IN MEMORY DEVICES

Patent #:	6430075	Issue Dt:	08/06/2002	Application #:	09964134	Filing Dt:	09/25/2001
Publication #:	US20020008985	Pub Dt:	01/24/2002
Title:	DIE ARCHITECTURE ACCOMMODATING HIGH-SPEED SEMICONDUCTOR DEVICES

Patent #:	6801436	Issue Dt:	10/05/2004	Application #:	09964747	Filing Dt:	09/28/2001
Publication #:	US20030061709	Pub Dt:	04/03/2003
Title:	EXTENSION MECHANISM AND METHOD FOR ASSEMBLING OVERHANGING COMPONENTS

Patent #:	6603704	Issue Dt:	08/05/2003	Application #:	09965209	Filing Dt:	09/26/2001
Publication #:	US20030058724	Pub Dt:	03/27/2003
Title:	REDUCED CURRENT ADDRESS SELECTION CIRCUIT AND METHOD

Patent #:	7197659	Issue Dt:	03/27/2007	Application #:	09965223	Filing Dt:	09/28/2001
Publication #:	US20030065962	Pub Dt:	04/03/2003
Title:	GLOBAL I/O TIMING ADJUSTMENT USING CALIBRATED DELAY ELEMENTS

Patent #:	6573747	Issue Dt:	06/03/2003	Application #:	09965627	Filing Dt:	09/28/2001
Publication #:	US20030062920	Pub Dt:	04/03/2003
Title:	DIGITAL UPDATE SCHEME FOR ADAPTIVE IMPEDANCE CONTROL OF ON-DIE INPUT/OUTPUT CIRCUITS

Patent #:	6625052	Issue Dt:	09/23/2003	Application #:	09966014	Filing Dt:	09/27/2001
Publication #:	US20030058679	Pub Dt:	03/27/2003
Title:	WRITE-ONCE POLYMER MEMORY WITH E-BEAM WRITING AND READING

Patent #:	6656371	Issue Dt:	12/02/2003	Application #:	09966699	Filing Dt:	09/27/2001
Publication #:	US20030059958	Pub Dt:	03/27/2003
Title:	METHODS OF FORMING MAGNETORESISTIVE DEVICES

Patent #:	6672891	Issue Dt:	01/06/2004	Application #:	09967060	Filing Dt:	09/28/2001
Publication #:	US20030064617	Pub Dt:	04/03/2003
Title:	A ZERO INSERTION FORCE CONNECTOR FOR SUBSTRATES WITH EDGE CONTACTS

Patent #:	6661264	Issue Dt:	12/09/2003	Application #:	09967180	Filing Dt:	09/28/2001
Publication #:	US20030062934	Pub Dt:	04/03/2003
Title:	RELEASING FUNCTIONAL BLOCKS IN RESPONSE TO A DETERMINATION OF A SUPPLY VOLTAGE PREDETERMINED LEVEL AND A LOGIC PREDETERMINED INITIAL STATE

Patent #:	6853720	Issue Dt:	02/08/2005	Application #:	09967367	Filing Dt:	09/28/2001
Publication #:	US20030133560	Pub Dt:	07/17/2003
Title:	SOFTWARE CALL CONTROL AGENT

Patent #:	7308563	Issue Dt:	12/11/2007	Application #:	09968278	Filing Dt:	09/28/2001
Publication #:	US20030065910	Pub Dt:	04/03/2003
Title:	DUAL-TARGET BLOCK REGISTER ALLOCATION

Patent #:	6653683	Issue Dt:	11/25/2003	Application #:	09969464	Filing Dt:	10/01/2001
Publication #:	US20020014654	Pub Dt:	02/07/2002
Title:	METHOD AND STRUCTURE FOR AN OXIDE LAYER OVERLYING AN OXIDATION-RESISTANT LAYER

Patent #:	6890591	Issue Dt:	05/10/2005	Application #:	09970100	Filing Dt:	10/02/2001
Publication #:	US20020018848	Pub Dt:	02/14/2002
Title:	POLISHING PADS AND PLANARIZING MACHINES FOR MECHANICAL OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES, AND METHODS FOR MAKING AND USING SUCH PADS AND MACHINES

Patent #:	6743658	Issue Dt:	06/01/2004	Application #:	09970275	Filing Dt:	10/02/2001
Publication #:	US20020016056	Pub Dt:	02/07/2002
Title:	METHODS OF PACKAGING AN INTEGRATED CIRCUIT

Patent #:	7203825	Issue Dt:	04/10/2007	Application #:	09970485	Filing Dt:	10/03/2001
Publication #:	US20030065912	Pub Dt:	04/03/2003
Title:	REMOVING REDUNDANT INFORMATION IN HYBRID BRANCH PREDICTION

Patent #:	6699777	Issue Dt:	03/02/2004	Application #:	09971250	Filing Dt:	10/04/2001
Publication #:	US20030068876	Pub Dt:	04/10/2003
Title:	ETCH STOP LAYER IN POLY-METAL STRUCTURES

Patent #:	6656372	Issue Dt:	12/02/2003	Application #:	09971758	Filing Dt:	10/04/2001
Publication #:	US20030068897	Pub Dt:	04/10/2003
Title:	METHODS OF MAKING MAGNETORESISTIVE MEMORY DEVICES

Patent #:	6789169	Issue Dt:	09/07/2004	Application #:	09971841	Filing Dt:	10/04/2001
Publication #:	US20030070044	Pub Dt:	04/10/2003
Title:	EMBEDDED DRAM CACHE MEMORY AND METHOD HAVING REDUCED LATENCY

Patent #:	6779258	Issue Dt:	08/24/2004	Application #:	09971851	Filing Dt:	10/04/2001
Publication #:	US20020030575	Pub Dt:	03/14/2002
Title:	SEMICONDUCTOR PACKAGES AND METHODS FOR MAKING THE SAME

Patent #:	6660535	Issue Dt:	12/09/2003	Application #:	09971945	Filing Dt:	10/04/2001
Publication #:	US20020019093	Pub Dt:	02/14/2002
Title:	METHOD OF FORMING HAZE- FREE BST FILMS

Patent #:	6858927	Issue Dt:	02/22/2005	Application #:	09971952	Filing Dt:	10/04/2001
Publication #:	US20020020908	Pub Dt:	02/21/2002
Title:	SEMICONDUCTOR PACKAGES AND METHODS FOR MAKING THE SAME

Patent #:	6855971	Issue Dt:	02/15/2005	Application #:	09971955	Filing Dt:	10/04/2001
Publication #:	US20020033497	Pub Dt:	03/21/2002
Title:	HAZE-FREE BST FILMS

Patent #:	6529026	Issue Dt:	03/04/2003	Application #:	09972266	Filing Dt:	10/09/2001
Title:	METHOD FOR FABRICATING AN INTERCONNECT FOR MAKING TEMPORARY ELECTRICAL CONNECTIONS TO SEMICONDUCTOR COMPONENTS

Patent #:	6515909	Issue Dt:	02/04/2003	Application #:	09972426	Filing Dt:	10/05/2001
Title:	FLASH MEMORY DEVICE WITH A VARIABLE ERASE PULSE

Patent #:	6844217	Issue Dt:	01/18/2005	Application #:	09972649	Filing Dt:	10/10/2001
Publication #:	US20020125567	Pub Dt:	09/12/2002
Title:	DIE SUPPORT STRUCTURE

Patent #:	6542404	Issue Dt:	04/01/2003	Application #:	09972726	Filing Dt:	10/04/2001
Publication #:	US20020048187	Pub Dt:	04/25/2002
Title:	SMALL SIZE, LOW CONSUMPTION, MULTILEVEL NONVOLATILE MEMORY

Patent #:	6549485	Issue Dt:	04/15/2003	Application #:	09972753	Filing Dt:	10/05/2001
Publication #:	US20020067655	Pub Dt:	06/06/2002
Title:	CONTROL AND TIMING STRUCTURE FOR A MEMORY

Patent #:	6580637	Issue Dt:	06/17/2003	Application #:	09972769	Filing Dt:	10/05/2001
Publication #:	US20020067640	Pub Dt:	06/06/2002
Title:	SEMICONDUCTOR MEMORY ARCHITECTURE

Patent #:	6684173	Issue Dt:	01/27/2004	Application #:	09973527	Filing Dt:	10/09/2001
Publication #:	US20030074152	Pub Dt:	04/17/2003
Title:	SYSTEM AND METHOD OF TESTING NON-VOLATILE MEMORY CELLS

Patent #:	6667911	Issue Dt:	12/23/2003	Application #:	09973860	Filing Dt:	10/11/2001
Publication #:	US20030072183	Pub Dt:	04/17/2003
Title:	HIGH SPEED MEMORY ARCHITECTURE

Patent #:	6556483	Issue Dt:	04/29/2003	Application #:	09973999	Filing Dt:	10/09/2001
Publication #:	US20020023200	Pub Dt:	02/21/2002
Title:	METHOD AND APPARATUS FOR SYNCHRONOUS DATA TRANSFERS IN A MEMORY DEVICE WITH SELECTABLE DATA OR ADDRESS PATHS

Patent #:	6514795	Issue Dt:	02/04/2003	Application #:	09974192	Filing Dt:	10/10/2001
Title:	PACKAGED STACKED SEMICONDUCTOR DIE AND METHOD OF PREPARING SAME

Patent #:	6611885	Issue Dt:	08/26/2003	Application #:	09974349	Filing Dt:	10/09/2001
Publication #:	US20020016895	Pub Dt:	02/07/2002
Title:	METHOD AND APPARATUS FOR SYNCHRONOUS DATA TRANSFERS IN A MEMORY DEVICE WITH SELECTABLE DATA OR ADDRESS PATHS

Patent #:	6789175	Issue Dt:	09/07/2004	Application #:	09974350	Filing Dt:	10/09/2001
Publication #:	US20020016885	Pub Dt:	02/07/2002
Title:	METHOD AND APPARATUS FOR SYNCHRONOUS DATA TRANSFERS IN A MEMORY DEVICE WITH SELECTABLE DATA OR ADDRESS PATHS

100

Patent #:	6741253	Issue Dt:	05/25/2004	Application #:	09974364	Filing Dt:	10/09/2001
Publication #:	US20030067472	Pub Dt:	04/10/2003
Title:	EMBEDDED MEMORY SYSTEM AND METHOD INCLUDING DATA ERROR CORRECTION

Assignor

MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT

Exec Dt:

07/31/2019

Assignee

MICRON TECHNOLOGY, INC.

8000 S FEDERAL WAY

BOISE, IDAHO 83707

Correspondence name and address
	WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
	ONE MARKET, SPEAR TOWER, SUITE 3300
	SAN FRANCISCO, CA 94105

Search Results as of: 05/14/2024 06:22 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6