skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:050937/0001   Pages: 964
Recorded: 10/09/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
11/04/2008
Application #:
10689355
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
10/28/2004
Title:
METHOD FOR USING FILTERING TO LOAD BALANCE A LOOP OF PARALLEL PROCESSING ELEMENTS
2
Patent #:
Issue Dt:
12/30/2008
Application #:
10689365
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
10/28/2004
Title:
METHOD FOR LOAD BALANCING AN N-DIMENSIONAL ARRAY OF PARALLEL PROCESSING ELEMENTS
3
Patent #:
Issue Dt:
03/09/2010
Application #:
10689366
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
10/28/2004
Title:
METHOD FOR MANIPULATING DATA IN A GROUP OF PROCESSING ELEMENTS TO PERFORM A REFLECTION OF THE DATA
4
Patent #:
Issue Dt:
08/25/2009
Application #:
10689380
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
10/28/2004
Title:
METHOD FOR MANIPULATING DATA IN A GROUP OF PROCESSING ELEMENTS ACCORDING TO LOCALLY MAINTAINED COUNTS
5
Patent #:
Issue Dt:
03/22/2011
Application #:
10689390
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
11/04/2004
Title:
METHOD OF ROTATING DATA IN A PLURALITY OF PROCESSING ELEMENTS
6
Patent #:
Issue Dt:
08/11/2009
Application #:
10689449
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
10/28/2004
Title:
METHOD FOR FINDING GLOBAL EXTREMA OF A SET OF SHORTS DISTRIBUTED ACROSS AN ARRAY OF PARALLEL PROCESSING ELEMENTS
7
Patent #:
Issue Dt:
04/11/2006
Application #:
10689958
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
04/21/2005
Title:
METHODS OF FORMING CONDUCTIVE METAL SILICIDES BY REACTION OF METAL WITH SILICON
8
Patent #:
Issue Dt:
03/30/2010
Application #:
10690319
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
08/12/2004
Title:
INTERMEDIATE SEMICONDUCTOR DEVICE STRUCTURE
9
Patent #:
Issue Dt:
09/06/2005
Application #:
10690339
Filing Dt:
10/21/2003
Publication #:
Pub Dt:
04/21/2005
Title:
THINNED, STRENGTHENED SEMICONDUCTOR SUBSTRATES
10
Patent #:
Issue Dt:
06/12/2007
Application #:
10690368
Filing Dt:
10/21/2003
Publication #:
Pub Dt:
04/21/2005
Title:
MAGNITUDE CONTENT ADDRESSABLE MEMORY
11
Patent #:
Issue Dt:
09/25/2007
Application #:
10690399
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
04/21/2005
Title:
THRESHOLD VOLTAGE ADJUSTMENT FOR LONG CHANNEL TRANSISTORS
12
Patent #:
Issue Dt:
06/20/2006
Application #:
10690417
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
04/21/2005
Title:
METHODS OF COATING AND SINGULATING WAFERS
13
Patent #:
Issue Dt:
08/08/2006
Application #:
10690634
Filing Dt:
10/23/2003
Publication #:
Pub Dt:
04/29/2004
Title:
INTERFACE TO A MEMORY SYSTEM FOR A PROCESSOR HAVING A REPLAY SYSTEM
14
Patent #:
Issue Dt:
09/26/2006
Application #:
10691020
Filing Dt:
10/21/2003
Publication #:
Pub Dt:
02/24/2005
Title:
SYSTEM AND METHOD FOR TESTING DEVICES UTILIZING CAPACITIVELY COUPLED SIGNALING
15
Patent #:
Issue Dt:
09/02/2008
Application #:
10692430
Filing Dt:
10/23/2003
Publication #:
Pub Dt:
04/28/2005
Title:
NAND MEMORY ARRAYS
16
Patent #:
Issue Dt:
09/18/2007
Application #:
10692436
Filing Dt:
10/22/2003
Publication #:
Pub Dt:
04/28/2005
Title:
METHOD AND APPARATUS FOR LIMITING PORTS IN A REGISTER ALIAS TABLE HAVING HIGH-BANDWIDTH AND LOW-BANDWIDTH STRUCTURES
17
Patent #:
Issue Dt:
09/26/2006
Application #:
10693376
Filing Dt:
10/23/2003
Publication #:
Pub Dt:
05/06/2004
Title:
LEADLESS PACKAGING FOR IMAGE SENSOR DEVICES AND METHODS OF ASSEMBLY
18
Patent #:
Issue Dt:
06/21/2005
Application #:
10693380
Filing Dt:
10/24/2003
Publication #:
Pub Dt:
05/06/2004
Title:
ELECTRONIC ASSEMBLY HAVING SEMICONDUCTOR COMPONENT WITH POLYMER SUPPORT MEMBER AND METHOD OF FABRICATION
19
Patent #:
Issue Dt:
05/16/2006
Application #:
10694379
Filing Dt:
10/27/2003
Publication #:
Pub Dt:
05/06/2004
Title:
INTEGRATED CIRCUIT RESET CIRCUITRY
20
Patent #:
Issue Dt:
08/30/2005
Application #:
10694689
Filing Dt:
10/28/2003
Publication #:
Pub Dt:
07/01/2004
Title:
SEMICONDUCTOR DEVICE
21
Patent #:
Issue Dt:
09/05/2006
Application #:
10694990
Filing Dt:
10/29/2003
Publication #:
Pub Dt:
12/16/2004
Title:
AN IMAGE DEVICE AND PHOTODIODE STRUCTURE
22
Patent #:
Issue Dt:
05/20/2008
Application #:
10695959
Filing Dt:
10/27/2003
Publication #:
Pub Dt:
04/28/2005
Title:
METHODS OF FORMING CAPACITORS
23
Patent #:
Issue Dt:
05/17/2005
Application #:
10696165
Filing Dt:
10/28/2003
Publication #:
Pub Dt:
05/06/2004
Title:
SEMICONDUCTOR DEVICES HAVING CONTACT PLUGS AND LOCAL INTERCONNECTS AND METHODS FOR MAKING THE SAME
24
Patent #:
Issue Dt:
07/05/2005
Application #:
10696688
Filing Dt:
10/29/2003
Publication #:
Pub Dt:
05/06/2004
Title:
HIGH VOLTAGE LOW POWER SENSING DEVICE FOR FLASH MEMORY
25
Patent #:
Issue Dt:
12/20/2005
Application #:
10696973
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
10/28/2004
Title:
ROM-BASED CONTROLLER MONITOR IN A MEMORY DEVICE
26
Patent #:
Issue Dt:
08/08/2006
Application #:
10697511
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
05/06/2004
Title:
ATOMIC LAYER DEPOSITION WITH POINT OF USE GENERATED REACTIVE GAS SPECIES
27
Patent #:
Issue Dt:
03/14/2006
Application #:
10698747
Filing Dt:
10/31/2003
Title:
MAGNETIC MEMORY CELL WITH PLURAL READ TRANSISTORS
28
Patent #:
Issue Dt:
09/20/2005
Application #:
10698752
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
08/05/2004
Title:
CHIP PROTECTION REGISTER UNLOCKING
29
Patent #:
Issue Dt:
10/11/2005
Application #:
10698788
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
05/13/2004
Title:
SEMICONDUCTOR COMPONENT WITH REDISTRIBUTION CIRCUIT HAVING CONDUCTORS AND TEST CONTACTS
30
Patent #:
Issue Dt:
09/12/2006
Application #:
10699013
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
05/13/2004
Title:
METHODS AND PROCESSES UTILIZING MICROWAVE EXCITATION
31
Patent #:
Issue Dt:
01/30/2007
Application #:
10699256
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
09/02/2004
Title:
METHODS FOR MAKING SEMICONDUCTOR STRUCTURES HAVING HIGH-SPEED AREAS AND HIGH-DENSITY AREAS
32
Patent #:
Issue Dt:
11/21/2006
Application #:
10699638
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
05/05/2005
Title:
SYMBOLIC BUFFER ALLOCATION IN LOCAL CACHE AT A NETWORK PROCESSING ELEMENT
33
Patent #:
Issue Dt:
06/20/2006
Application #:
10699652
Filing Dt:
11/04/2003
Publication #:
Pub Dt:
05/19/2005
Title:
SERIAL TRANSISTOR-CELL ARRAY ARCHITECTURE
34
Patent #:
Issue Dt:
04/25/2006
Application #:
10700997
Filing Dt:
11/04/2003
Publication #:
Pub Dt:
09/02/2004
Title:
VARIABLE IMPEDENCE OUTPUT BUFFER
35
Patent #:
Issue Dt:
05/30/2006
Application #:
10701117
Filing Dt:
11/04/2003
Publication #:
Pub Dt:
07/08/2004
Title:
ANIMATION PACKAGER FOR AN ON-LINE BOOK
36
Patent #:
Issue Dt:
08/08/2006
Application #:
10701128
Filing Dt:
11/03/2003
Publication #:
Pub Dt:
05/27/2004
Title:
MICROELECTRONIC DEVICE PACKAGES AND METHODS FOR CONTROLLING THE DISPOSITION OF NON-CONDUCTIVE MATERIALS IN SUCH PACKAGES
37
Patent #:
Issue Dt:
02/27/2007
Application #:
10701139
Filing Dt:
11/04/2003
Publication #:
Pub Dt:
05/19/2005
Title:
NROM FLASH MEMORY WITH SELF-ALIGNED STRUCTURAL CHARGE SEPARATION
38
Patent #:
Issue Dt:
01/13/2009
Application #:
10701140
Filing Dt:
11/04/2003
Publication #:
Pub Dt:
05/13/2004
Title:
APPARATUS FOR IMPROVING STENCIL/SCREEN PRINT QUALITY
39
Patent #:
Issue Dt:
08/16/2005
Application #:
10701141
Filing Dt:
11/04/2003
Publication #:
Pub Dt:
05/05/2005
Title:
VOLTAGE BOOSTER
40
Patent #:
Issue Dt:
11/09/2004
Application #:
10701301
Filing Dt:
11/03/2003
Publication #:
Pub Dt:
05/20/2004
Title:
METHODS OF FORMING DIELECTRIC MATERIALS AND METHODS OF PROCESSING SEMICONDUCTOR SUBSTRATES
41
Patent #:
Issue Dt:
03/29/2005
Application #:
10701696
Filing Dt:
11/04/2003
Publication #:
Pub Dt:
08/12/2004
Title:
MEMORY CELL CONSTRUCTIONS COMPRISING INTEGRATED BIPOLAR AND FET DEVICES
42
Patent #:
Issue Dt:
08/23/2005
Application #:
10701957
Filing Dt:
11/05/2003
Publication #:
Pub Dt:
05/13/2004
Title:
METHOD FOR SAWING WAFERS EMPLOYING MULTIPLE INDEXING TECHNIQUES FOR MULTIPLE DIE DIMENSIONS AND DICING APPARATUS
43
Patent #:
Issue Dt:
01/29/2008
Application #:
10702238
Filing Dt:
11/06/2003
Publication #:
Pub Dt:
05/27/2004
Title:
PROCESS FOR USING PHOTO-DEFINABLE LAYERS IN THE MANUFACTURE OF SEMICONDUCTOR DEVICES AND RESULTING STRUCTURES OF SAME
44
Patent #:
Issue Dt:
03/29/2005
Application #:
10703778
Filing Dt:
11/07/2003
Publication #:
Pub Dt:
05/27/2004
Title:
METHODS OF FORMING CONDUCTIVE CONTACTS
45
Patent #:
Issue Dt:
10/31/2006
Application #:
10704284
Filing Dt:
11/06/2003
Publication #:
Pub Dt:
11/11/2004
Title:
CAPACITOR CONSTRUCTIONS
46
Patent #:
Issue Dt:
04/08/2008
Application #:
10704315
Filing Dt:
11/06/2003
Publication #:
Pub Dt:
05/12/2005
Title:
CHEMICAL VAPOR DEPOSITION APPARATUS AND METHODS
47
Patent #:
Issue Dt:
02/01/2005
Application #:
10704316
Filing Dt:
11/06/2003
Publication #:
Pub Dt:
07/29/2004
Title:
CVD APPARATUSES AND METHODS OF FORMING A LAYER OVER A SEMICONDUCTOR SUBSTRATE
48
Patent #:
Issue Dt:
03/29/2005
Application #:
10704768
Filing Dt:
11/10/2003
Publication #:
Pub Dt:
05/20/2004
Title:
ELECTROSTATIC DISCHARGE PROTECTION WITH INPUT IMPEDANCE
49
Patent #:
Issue Dt:
08/14/2007
Application #:
10705423
Filing Dt:
11/11/2003
Publication #:
Pub Dt:
04/15/2004
Title:
PROCESSING SYSTEM WITH GENERAL PURPOSE EXECUTION UNIT AND SEPARATE INDEPENDENTLY OPERATING DATA STRING MANIPULATION UNIT
50
Patent #:
Issue Dt:
08/15/2006
Application #:
10705426
Filing Dt:
11/11/2003
Publication #:
Pub Dt:
04/15/2004
Title:
CACHE MANAGEMENT SYSTEM
51
Patent #:
Issue Dt:
10/19/2004
Application #:
10705707
Filing Dt:
11/11/2003
Publication #:
Pub Dt:
05/20/2004
Title:
TRENCH BURIED BIT LINE MEMORY DEVICES AND METHODS THEREOF
52
Patent #:
Issue Dt:
05/29/2007
Application #:
10705728
Filing Dt:
11/10/2003
Publication #:
Pub Dt:
08/12/2004
Title:
METHODS FOR SUPPORTING SUBSTRATES DURING FABRICATION OF ONE OR MORE OBJECTS THEREON BY PROGRAMMABLE MATERIAL CONSOLIDATION TECHNIQUES
53
Patent #:
Issue Dt:
06/21/2005
Application #:
10706133
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
12/02/2004
Title:
FLASH MEMORY SECTOR TAGGING FOR CONSECUTIVE SECTOR ERASE OR BANK ERASE
54
Patent #:
Issue Dt:
02/22/2005
Application #:
10706210
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
06/03/2004
Title:
STACKABLE CERAMIC FBGA FOR HIGH THERMAL APPLICATIONS
55
Patent #:
Issue Dt:
10/18/2005
Application #:
10706306
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
07/29/2004
Title:
CIRCUIT FOR PROGRAMMING A NON-VOLATILE MEMORY DEVICE WITH ADAPTIVE PROGRAM LOAD CONTROL
56
Patent #:
Issue Dt:
09/09/2008
Application #:
10706486
Filing Dt:
11/12/2003
Title:
METHOD AND APPARATUS FOR PROGRAMMABLE FIELD EMISSION DISPLAY
57
Patent #:
Issue Dt:
04/03/2007
Application #:
10706576
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
06/03/2004
Title:
METHODS FOR ASSEMBLING MULTIPLE SEMICONDUCTOR DEVICES
58
Patent #:
Issue Dt:
01/25/2005
Application #:
10708232
Filing Dt:
02/18/2004
Publication #:
Pub Dt:
08/26/2004
Title:
METHOD AND CIRCUIT FOR GENERATING CONSTANT SLEW RATE OUTPUT SIGNAL
59
Patent #:
Issue Dt:
04/05/2005
Application #:
10708751
Filing Dt:
03/23/2004
Publication #:
Pub Dt:
09/02/2004
Title:
METHOD AND APPARATUS FOR SUPPLEMENTARY COMMAND BUS
60
Patent #:
Issue Dt:
08/08/2006
Application #:
10710229
Filing Dt:
06/28/2004
Publication #:
Pub Dt:
11/11/2004
Title:
MICROELECTRONIC DEVICES INCLUDING UNDERFILL APERTURES
61
Patent #:
Issue Dt:
10/04/2005
Application #:
10712851
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
05/20/2004
Title:
STATIC CONTENT ADDRESSABLE MEMORY CELL
62
Patent #:
Issue Dt:
08/11/2009
Application #:
10713188
Filing Dt:
11/17/2003
Publication #:
Pub Dt:
05/19/2005
Title:
METHOD OF FORMING MICRO-LENSES
63
Patent #:
Issue Dt:
05/03/2005
Application #:
10713527
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
05/20/2004
Title:
STATIC CONTENT ADDRESSABLE MEMORY CELL
64
Patent #:
Issue Dt:
12/23/2008
Application #:
10713538
Filing Dt:
11/14/2003
Publication #:
Pub Dt:
09/09/2004
Title:
SELF-ALIGNED INTEGRATED ELECTRONIC DEVICES
65
Patent #:
Issue Dt:
05/20/2008
Application #:
10713845
Filing Dt:
11/14/2003
Publication #:
Pub Dt:
05/19/2005
Title:
MULTI-LAYER INTERCONNECT WITH ISOLATION LAYER
66
Patent #:
Issue Dt:
08/15/2006
Application #:
10713878
Filing Dt:
11/13/2003
Publication #:
Pub Dt:
05/19/2005
Title:
METHODS FOR FORMING VIAS IN MICROELECTRIC DEVICES, AND METHODS FOR PACKAGING MICROELECTRONIC DEVICES
67
Patent #:
Issue Dt:
11/09/2004
Application #:
10714486
Filing Dt:
11/17/2003
Publication #:
Pub Dt:
07/15/2004
Title:
WRITING TO AND READING FROM A RAM OR A CAM USING CURRENT DRIVERS AND CURRENT SENSING LOGIC
68
Patent #:
Issue Dt:
10/03/2006
Application #:
10714752
Filing Dt:
11/17/2003
Publication #:
Pub Dt:
05/19/2005
Title:
METHOD FOR FORMING POLYSILICON LOCAL INTERCONNECTS
69
Patent #:
Issue Dt:
04/10/2007
Application #:
10714753
Filing Dt:
11/17/2003
Publication #:
Pub Dt:
05/19/2005
Title:
NROM FLASH MEMORY DEVICES ON ULTRATHIN SILICON
70
Patent #:
Issue Dt:
01/22/2008
Application #:
10714780
Filing Dt:
11/17/2003
Publication #:
Pub Dt:
05/19/2005
Title:
METHOD FOR TESTING FLASH MEMORY POWER LOSS RECOVERY
71
Patent #:
Issue Dt:
05/05/2009
Application #:
10715628
Filing Dt:
11/17/2003
Publication #:
Pub Dt:
05/20/2004
Title:
APPARATUS FOR IMPROVED DELIVERY OF METASTABLE SPECIES
72
Patent #:
Issue Dt:
07/10/2007
Application #:
10716765
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/27/2004
Title:
A METHOD OF FORMING A COUPLING DIELECTRIC TA2O5 IN A MEMORY DEVICE
73
Patent #:
Issue Dt:
04/24/2007
Application #:
10716766
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/27/2004
Title:
ENHANCED FUSE CONFIGURATIONS FOR LOW-VOLTAGE FLASH MEMORIES
74
Patent #:
Issue Dt:
11/02/2004
Application #:
10717147
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
06/03/2004
Title:
METHODS OF SENSING A PROGRAMMED STATE OF A FLOATING-GATE MEMORY CELL
75
Patent #:
Issue Dt:
04/24/2007
Application #:
10717421
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
03/31/2005
Title:
CASTELLATED CHIP-SCALE PACKAGES AND METHODS FOR FABRICATING THE SAME
76
Patent #:
Issue Dt:
09/25/2007
Application #:
10718587
Filing Dt:
11/24/2003
Publication #:
Pub Dt:
05/27/2004
Title:
POLISHING APPARATUS
77
Patent #:
Issue Dt:
09/13/2005
Application #:
10719047
Filing Dt:
11/20/2003
Publication #:
Pub Dt:
05/26/2005
Title:
METHOD AND STRUCTURE FOR REDUCING RESISTANCE OF A SEMICONDUCTOR DEVICE FEATURE
78
Patent #:
Issue Dt:
10/18/2005
Application #:
10719217
Filing Dt:
11/20/2003
Publication #:
Pub Dt:
06/17/2004
Title:
PROGRAMMABLE FUSE AND ANTIFUSE AND METHOD THEREFOR
79
Patent #:
Issue Dt:
07/26/2005
Application #:
10719422
Filing Dt:
11/21/2003
Publication #:
Pub Dt:
05/27/2004
Title:
VERTICAL FLOATING GATE TRANSISTOR
80
Patent #:
Issue Dt:
06/27/2006
Application #:
10719634
Filing Dt:
11/21/2003
Publication #:
Pub Dt:
06/03/2004
Title:
PROCESSING METHOD OF FORMING MRAM CIRCUITRY
81
Patent #:
Issue Dt:
03/01/2005
Application #:
10719640
Filing Dt:
11/21/2003
Publication #:
Pub Dt:
05/27/2004
Title:
SEMICONDUCTOR PROCESSING METHOD USING PHOTORESIST AND AN ANTIREFLECTIVE COATING
82
Patent #:
Issue Dt:
09/27/2005
Application #:
10719650
Filing Dt:
11/21/2003
Publication #:
Pub Dt:
08/12/2004
Title:
NONVOLATILE MEMORY DEVICE WITH SIMULTANEOUS READ/WRITE
83
Patent #:
Issue Dt:
12/27/2005
Application #:
10719772
Filing Dt:
11/21/2003
Publication #:
Pub Dt:
01/06/2005
Title:
APPARATUS AND METHOD FOR SPLIT GATE NROM MEMORY
84
Patent #:
Issue Dt:
04/18/2006
Application #:
10719907
Filing Dt:
11/21/2003
Publication #:
Pub Dt:
06/24/2004
Title:
METHOD FOR FABRICATING ENCAPSULATED SEMICONDUCTOR COMPONENTS HAVING CONDUCTIVE VIAS
85
Patent #:
Issue Dt:
04/11/2006
Application #:
10720013
Filing Dt:
11/20/2003
Publication #:
Pub Dt:
07/15/2004
Title:
SEMICONDUCTOR MEMORY WITH EMBEDDED DRAM
86
Patent #:
Issue Dt:
08/08/2006
Application #:
10721584
Filing Dt:
11/25/2003
Publication #:
Pub Dt:
06/03/2004
Title:
SOLDERMASK OPENING TO PREVENT DELAMINATION
87
Patent #:
Issue Dt:
06/27/2006
Application #:
10721920
Filing Dt:
11/24/2003
Publication #:
Pub Dt:
05/26/2005
Title:
MULTILEVEL COPPER INTERCONNECT WITH DOUBLE PASSIVATION
88
Patent #:
Issue Dt:
06/03/2008
Application #:
10722094
Filing Dt:
11/25/2003
Publication #:
Pub Dt:
06/03/2004
Title:
A METHOD OF FORMING AN INDUCTOR
89
Patent #:
Issue Dt:
09/18/2007
Application #:
10722110
Filing Dt:
11/25/2003
Publication #:
Pub Dt:
01/20/2005
Title:
MEMORY DEVICE CONTROLLER
90
Patent #:
Issue Dt:
01/13/2009
Application #:
10722344
Filing Dt:
11/24/2003
Publication #:
Pub Dt:
09/09/2004
Title:
METHOD AND SYSTEM FOR SELECTING COMPATIBLE PROCESSORS TO ADD TO A MULTIPROCESSOR COMPUTER
91
Patent #:
Issue Dt:
08/02/2005
Application #:
10724377
Filing Dt:
11/28/2003
Publication #:
Pub Dt:
07/15/2004
Title:
SEMICONDUCTOR DEVICE
92
Patent #:
Issue Dt:
09/05/2006
Application #:
10724470
Filing Dt:
11/26/2003
Publication #:
Pub Dt:
06/10/2004
Title:
SYSTEM AND METHOD FOR MANAGING A CACHE MEMORY
93
Patent #:
Issue Dt:
10/10/2006
Application #:
10724472
Filing Dt:
11/26/2003
Publication #:
Pub Dt:
06/10/2004
Title:
SYSTEM AND METHOD FOR MANAGING A CACHE MEMORY
94
Patent #:
Issue Dt:
05/06/2008
Application #:
10724534
Filing Dt:
11/26/2003
Publication #:
Pub Dt:
06/10/2004
Title:
SYSTEM AND METHOD FOR MANAGING A CACHE MEMORY
95
Patent #:
Issue Dt:
08/16/2005
Application #:
10724648
Filing Dt:
12/01/2003
Publication #:
Pub Dt:
07/15/2004
Title:
SEMICONDUCTOR DEVICE
96
Patent #:
Issue Dt:
06/13/2006
Application #:
10725481
Filing Dt:
12/03/2003
Publication #:
Pub Dt:
06/10/2004
Title:
INTERCONNECT LINE SELECTIVELY ISOLATED FROM AN UNDERLYING CONTACT PLUG
97
Patent #:
Issue Dt:
09/14/2004
Application #:
10725496
Filing Dt:
12/03/2003
Publication #:
Pub Dt:
06/10/2004
Title:
BURIED DIGIT SPACER- SEPARATED CAPACITOR ARRAY
98
Patent #:
Issue Dt:
05/23/2006
Application #:
10725557
Filing Dt:
12/03/2003
Publication #:
Pub Dt:
06/09/2005
Title:
MEMORY ARCHITECTURE AND METHOD OF MANUFACTURE AND OPERATION THEREOF
99
Patent #:
Issue Dt:
05/03/2005
Application #:
10725981
Filing Dt:
12/02/2003
Publication #:
Pub Dt:
06/10/2004
Title:
CIRCUIT BOARD SINGULATION METHODS
100
Patent #:
Issue Dt:
09/13/2005
Application #:
10726265
Filing Dt:
12/02/2003
Publication #:
Pub Dt:
01/13/2005
Title:
HIGH VOLTAGE GENERATION AND REGULATION CIRCUIT IN A MEMORY DEVICE
Assignor
1
Exec Dt:
07/31/2019
Assignee
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/14/2024 05:21 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT