|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10809983
|
Filing Dt:
|
03/26/2004
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
PULSED WRITE TECHNIQUES FOR MAGNETO-RESISTIVE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10810779
|
Filing Dt:
|
03/25/2004
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
Title:
|
CIRCUIT CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10812117
|
Filing Dt:
|
03/29/2004
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
Title:
|
CONTACT INTEGRATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
10813040
|
Filing Dt:
|
03/29/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR SYNCHRONIZING COMMUNICATIONS LINKS IN A HUB-BASED MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10813145
|
Filing Dt:
|
03/30/2004
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR A LOW LATENCY SOURCE-SYNCHRONOUS ADDRESS RECEIVER FOR A HOST SYSTEM BUS IN A MEMORY CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
10813184
|
Filing Dt:
|
03/29/2004
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
EMBEDDED MEMORY SYSTEM AND METHOD INCLUDING DATA ERROR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
10814573
|
Filing Dt:
|
03/31/2004
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
AMPOULES FOR PRODUCING A REACTION GAS AND SYSTEMS FOR DEPOSITING MATERIALS ONTO MICROFEATURE WORKPIECES IN REACTION CHAMBERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10814640
|
Filing Dt:
|
04/01/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
METHOD OF FORMING A MEMORY DEVICE AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10815890
|
Filing Dt:
|
03/30/2004
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
SYSTEM AND METHOD TO AVOID VOLTAGE READ ERRORS IN OPEN DIGIT LINE ARRAY DYNAMIC RANDOM ACCESS MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10815951
|
Filing Dt:
|
04/02/2004
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
METHOD OF OPERATION FOR A PROGRAMMABLE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10816204
|
Filing Dt:
|
04/01/2004
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
Title:
|
DOUBLE READ STAGE SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10816271
|
Filing Dt:
|
03/31/2004
|
Title:
|
METHOD AND SYSTEM FOR CONTROLLING MRAM WRITE CURRENT TO REDUCE POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10816386
|
Filing Dt:
|
04/01/2004
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
NON-VOLATILE MEMORY ERASE CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10817029
|
Filing Dt:
|
04/01/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
METHODS OF FORMING TRENCH ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
10817263
|
Filing Dt:
|
04/02/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
PRESBYOPIC BRANCH TARGET PREFETCH METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10817656
|
Filing Dt:
|
04/02/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
AUTOMATIC REFERENCE VOLTAGE REGULATION IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10818225
|
Filing Dt:
|
04/05/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR ASSEMBLING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10818228
|
Filing Dt:
|
04/05/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
PACKAGED MICROELECTRONIC COMPONENT ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10818323
|
Filing Dt:
|
04/05/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
REDUCED FOOTPRINT PACKAGED MICROELECTRONIC COMPONENTS AND METHODS FOR MANUFACTURING SUCH MICROELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10818564
|
Filing Dt:
|
04/06/2004
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
MODIFIED SOURCE/DRAIN RE-OXIDATION METHOD AND SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10819315
|
Filing Dt:
|
04/07/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
LAYERED RESISTANCE VARIABLE MEMORY DEVICE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10819517
|
Filing Dt:
|
04/06/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
ETCH OF SILICON NITRIDE SELECTIVE TO SILICON AND SILICON DIOXIDE USEFUL DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10819936
|
Filing Dt:
|
04/08/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
METHODS OF ELIMINATING PATTERN COLLAPSE ON PHOTORESIST PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10820063
|
Filing Dt:
|
04/06/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
PIXEL RESAMPLING SYSTEM AND METHOD FOR TEXT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10820291
|
Filing Dt:
|
04/08/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
METHOD FOR FORMING A METALLIZATION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10820406
|
Filing Dt:
|
04/08/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
APPARATUS AND STRUCTURE FOR RAPID ENABLEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10820415
|
Filing Dt:
|
04/08/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
MAGNETIC TUNNELING JUNCTION ANTIFUSE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10820458
|
Filing Dt:
|
04/08/2004
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
Title:
|
METHOD FOR READING A NONVOLATILE MEMORY DEVICE AND NONVOLATILE MEMORY DEVICE IMPLEMENTING THE READING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10820693
|
Filing Dt:
|
04/07/2004
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
COAXIAL RADIO FREQUENCY ADAPTER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
10822093
|
Filing Dt:
|
04/08/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
SUBSTRATE SUSCEPTORS FOR RECEIVING SEMICONDUCTOR SUBSTRATES TO BE DEPOSITED UPON
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10822118
|
Filing Dt:
|
04/08/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
METHODS OF FORMING A REACTION PRODUCT AND METHODS OF FORMING A CONDUCTIVE METAL SILICIDE BY REACTION OF METAL WITH SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10822121
|
Filing Dt:
|
04/09/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
10822275
|
Filing Dt:
|
04/08/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR OPTIMIZING INTERCONNECTIONS OF COMPONENTS IN A MULTICHIP MEMORY MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10822771
|
Filing Dt:
|
04/13/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
LOW VOLTAGE CURRENT REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10823047
|
Filing Dt:
|
04/13/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
UNDERFILL COMPOUNDS INCLUDING ELECTRICALLY CHARGED FILLER ELEMENTS, MICROELECTRONIC DEVICES HAVING UNDERFILL COMPOUNDS INCLUDING ELECTRICALLY CHARGED FILLER ELEMENTS, AND METHODS OF UNDERFILLING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10823301
|
Filing Dt:
|
04/12/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
METHOD AND CIRCUIT FOR LIMITING A PUMPED VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10823326
|
Filing Dt:
|
04/13/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
SYSTEMS EMPLOYING ELEVATED TEMPERATURES TO ENHANCE QUALITY CONTROL IN MICROELECTRONIC COMPONENT MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10823887
|
Filing Dt:
|
04/13/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10824238
|
Filing Dt:
|
04/13/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
METHOD FOR FORMING AN ANTIFUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10824279
|
Filing Dt:
|
04/14/2004
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
METHODS FOR IMPROVING ANGLED LINE FEATURE ACCURACY AND THROUGHPUT USING ELECTRON BEAM LITHOGRAPHY AND ELECTRON BEAM LITHOGRAPHY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
10826660
|
Filing Dt:
|
04/16/2004
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
PROTECTIVE LAYER FOR CORROSION PREVENTION DURING LITHOGRAPHY AND ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10827380
|
Filing Dt:
|
04/20/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
REDUCING SIGNAL SWING IN A MATCH DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
10827806
|
Filing Dt:
|
04/20/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
METHODS FOR TESTING SEMICONDUCTOR DEVICES METHODS FOR PROTECTING THE SAME FROM ELECTROSTATIC DISCHARGE EVENTS DURING TESTING,AND METHODS FOR FABRICATING INSERTS FOR USE IN TESTING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10827933
|
Filing Dt:
|
04/19/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
METHODS OF FORMING VOID REGIONS, DIELECTRIC REGIONS AND CAPACITOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10828162
|
Filing Dt:
|
04/21/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
OFFSET COMPENSATED SENSING FOR MAGNETIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10828686
|
Filing Dt:
|
04/21/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
SYSTEMS AND METHODS FOR FORMING STRONTIUM-AND/OR BARIUM-CONTAINING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10829603
|
Filing Dt:
|
04/22/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
METHODS FOR ASSEMBLY AND PACKAGING OF FLIP CHIP CONFIGURED DICE WITH INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
10829647
|
Filing Dt:
|
04/22/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
METHODS FOR ASSEMBLY AND PACKAGING OF FLIP CHIP CONFIGURED DICE WITH INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
10829778
|
Filing Dt:
|
04/22/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
DOUBLE BUMPING OF FLEXIBLE SUBSTRATE FOR FIRST AND SECOND LEVEL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10829877
|
Filing Dt:
|
04/22/2004
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY CELL, ARRAY, ARCHITECTURE AND DEVICE, AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10830888
|
Filing Dt:
|
04/22/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
METHOD AND SYSTEM FOR ACCELERATING COUPLING OF DIGITAL SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10831192
|
Filing Dt:
|
04/26/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
LOW VOLTAGE HIGH PERFORMANCE SEMICONDUCTOR DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10832178
|
Filing Dt:
|
04/26/2004
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
COMPLIANT MULTI-COMPOSITION INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10832421
|
Filing Dt:
|
04/26/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
INCREASING THE MEMORY PERFORMANCE OF FLASH MEMORY DEVICES BY WRITING SECTORS SIMULTANEOUSLY TO MULTIPLE FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
10832543
|
Filing Dt:
|
04/26/2004
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
METHODS OF FORMING MEMORY ARRAYS; AND METHODS OF FORMING CONTACTS TO BITLINES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10832688
|
Filing Dt:
|
04/27/2004
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR FABRICATING A MEMORY DEVICE WITH A DIELECTRIC ETCH STOP LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
10834651
|
Filing Dt:
|
04/29/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
METHODS FOR ASSEMBLING SEMICONDUCTOR DEVICES IN STACKED ARRANGEMENTS BY POSITIONING SPACERS THEREBETWEEN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10834775
|
Filing Dt:
|
04/28/2004
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
PHASE-LOCKED LOOP CIRCUITS WITH REDUCED LOCK TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
10834809
|
Filing Dt:
|
04/29/2004
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
WAFER EDGE RING STRUCTURES AND METHODS OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10835360
|
Filing Dt:
|
04/28/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
MULTI-FREQUENCY SYNCHRONIZING CLOCK SIGNAL GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10835361
|
Filing Dt:
|
04/28/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
MULTI-FREQUENCY SYNCHRONIZING CLOCK SIGNAL GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10835369
|
Filing Dt:
|
04/29/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
APPARATUSES FOR FORMING THIN MICROELECTRONIC DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10835538
|
Filing Dt:
|
04/29/2004
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
FULL-SWING WORDLINE DRIVING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10835704
|
Filing Dt:
|
04/29/2004
|
Title:
|
LOW VOLTAGE DATA PATH AND CURRENT SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10837047
|
Filing Dt:
|
04/30/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
DRAM ARRAY AND COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10837428
|
Filing Dt:
|
04/29/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
METHODS OF FORMING FIELD EFFECT TRANSISTORS INCLUDING FLOATING GATE FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10837476
|
Filing Dt:
|
04/30/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
MAGNETIC NON-VOLATILE MEMORY COIL LAYOUT ARCHITECTURE AND PROCESS INTEGRATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10838143
|
Filing Dt:
|
05/03/2004
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
FLOATING GATE TRANSISTOR WITH HORIZONTAL GATE LAYERS STACKED NEXT TO VERTICAL BODY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10838276
|
Filing Dt:
|
05/04/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
VERTICAL NROM HAVING A STORAGE DENSITY OF 1 BIT PER 1F2
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10838487
|
Filing Dt:
|
05/04/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
MAGNETORESISTIVE MEMORY AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
10838511
|
Filing Dt:
|
05/04/2004
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
CAPTURING READ DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10838587
|
Filing Dt:
|
05/04/2004
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
METHODS OF MAKING SEMICONDUCTOR FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10839331
|
Filing Dt:
|
05/04/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
PROGRAMMABLE MEMORY DEVICES SUPPORTED BY SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10839356
|
Filing Dt:
|
05/06/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMAGER DIE PACKAGE QUALITY TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10839942
|
Filing Dt:
|
05/06/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
MEMORY CONTROLLER METHOD AND SYSTEM COMPENSATING FOR MEMORY CELL DATA LOSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
10840535
|
Filing Dt:
|
05/06/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
SELECTIVE PROVISION OF A DIBLOCK COPOLYMER MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
10840571
|
Filing Dt:
|
05/06/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
METHODS FOR DEPOSITING MATERIAL ONTO MICROFEATURE WORKPIECES IN REACTION CHAMBERS AND SYSTEMS FOR DEPOSITING MATERIALS ONTO MICROFEATURE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
10840647
|
Filing Dt:
|
05/07/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
RESIST PATTERN AND REFLOW TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10840733
|
Filing Dt:
|
05/06/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
METHODS FOR FORMING BACKSIDE ALIGNMENT MARKERS USEABLE IN SEMICONDUCTOR LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
10840761
|
Filing Dt:
|
05/06/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
BALLISTIC DIRECT INJECTION NROM CELL ON STRAINED SILICON STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10840792
|
Filing Dt:
|
05/06/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
SILICON ON INSULATOR READ-WRITE NON-VOLATILE MEMORY COMPRISING LATERAL THYRISTOR AND TRAPPING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10840902
|
Filing Dt:
|
05/07/2004
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
REFERENCE CURRENT GENERATOR, AND METHOD OF PROGRAMMING, ADJUSTING AND/OR OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10841036
|
Filing Dt:
|
05/06/2004
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGES, BALL-GRID ARRAY INTEGRATED CIRCUIT PACKAGES AND METHODS OF PACKAGING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
10841144
|
Filing Dt:
|
05/07/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
HIGH SPEED REDUNDANT DATA SENSING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10841648
|
Filing Dt:
|
05/10/2004
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
SEMICONDUCTOR COMPONENT HAVING THINNED SUBSTRATE, BACKSIDE PIN CONTACTS AND CIRCUIT SIDE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10841708
|
Filing Dt:
|
05/06/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
METHODS OF FORMING ELECTRICAL CONNECTIONS FOR SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10841848
|
Filing Dt:
|
05/07/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
LOW SUPPLY VOLTAGE BIAS CIRCUIT, SEMICONDUCTOR DEVICE, WAFER AND SYSTEM INCLUDING SAME, AND METHOD OF GENERATING A BIAS REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10841857
|
Filing Dt:
|
05/07/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
METHOD AND APPARATUS TO INCREASE THROUGHPUT OF PROCESSING USING PULSED RADIATION SOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10841882
|
Filing Dt:
|
05/07/2004
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
MULTI-CHIP ELECTRONIC PACKAGE AND COOLING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10842229
|
Filing Dt:
|
05/10/2004
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
METHOD AND COMPOSITE FOR DECREASING CHARGE LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10842304
|
Filing Dt:
|
05/10/2004
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
MULTI-STATE NROM DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2005
|
Application #:
|
10842306
|
Filing Dt:
|
05/10/2004
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
ELECTRICAL INTERCONNECT USING LOCALLY CONDUCTIVE ADHESIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
10842363
|
Filing Dt:
|
05/10/2004
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
Inline monitoring of pad loading for CuCMP and developing an endpoint technique for cleaning
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10842583
|
Filing Dt:
|
05/10/2004
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
INLINE MONITORING OF PAD LOADING FOR CUCMP AND DEVELOPING AN ENDPOINT TECHNIQUE FOR CLEANING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10843161
|
Filing Dt:
|
05/11/2004
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
ROM EMBEDDED DRAM WITH ANTI-FUSE PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10844714
|
Filing Dt:
|
05/12/2004
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10845983
|
Filing Dt:
|
05/14/2004
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
COUPLING SPACED BOND PADS TO A CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10846070
|
Filing Dt:
|
05/14/2004
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
METHOD AND SYSTEM FOR SUBSTANTIALLY REGISTERLESS PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10846425
|
Filing Dt:
|
05/13/2004
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
METHOD OF ATOMIC LAYER DEPOSITION ON PLURAL SEMICONDUCTOR SUBSTRATES SIMULTANEOUSLY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
10846513
|
Filing Dt:
|
05/17/2004
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
REAL-TIME EXPOSURE CONTROL FOR AUTOMATIC LIGHT CONTROL
|
|