skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:050937/0001   Pages: 964
Recorded: 10/09/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
10/17/2006
Application #:
10929823
Filing Dt:
08/30/2004
Publication #:
Pub Dt:
02/10/2005
Title:
SYSTEMS AND METHODS OF FORMING REFRACTORY METAL NITRIDE LAYERS USING DISILAZANES
2
Patent #:
Issue Dt:
03/27/2007
Application #:
10929827
Filing Dt:
08/30/2004
Publication #:
Pub Dt:
02/10/2005
Title:
SYSTEMS AND METHODS OF FORMING REFRACTORY METAL NITRIDE LAYERS USING DISILAZANES
3
Patent #:
Issue Dt:
05/31/2005
Application #:
10929853
Filing Dt:
08/30/2004
Publication #:
Pub Dt:
02/03/2005
Title:
ACTIVATION OF OXIDES FOR ELECTROLESS PLATING
4
Patent #:
Issue Dt:
05/27/2008
Application #:
10929898
Filing Dt:
08/30/2004
Publication #:
Pub Dt:
02/03/2005
Title:
ISOLATION CIRCUIT
5
Patent #:
Issue Dt:
05/08/2007
Application #:
10929904
Filing Dt:
08/30/2004
Publication #:
Pub Dt:
02/03/2005
Title:
RESISTIVE HEATER FOR THERMO OPTIC DEVICE
6
Patent #:
Issue Dt:
10/24/2006
Application #:
10929916
Filing Dt:
08/30/2004
Publication #:
Pub Dt:
02/03/2005
Title:
PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS
7
Patent #:
Issue Dt:
01/06/2009
Application #:
10929986
Filing Dt:
08/30/2004
Publication #:
Pub Dt:
02/03/2005
Title:
ATOMIC LAYER DEPOSITION OF METAL OXIDE AND/OR LOW ASYMMETRICAL TUNNEL BARRIER INTERPOLY INSULATORS
8
Patent #:
Issue Dt:
02/09/2010
Application #:
10930001
Filing Dt:
08/30/2004
Publication #:
Pub Dt:
02/10/2005
Title:
LOCALIZED BIASING FOR SILICON ON INSULATOR STRUCTURES
9
Patent #:
Issue Dt:
09/18/2007
Application #:
10930087
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/16/2006
Title:
DEFECTIVE MEMORY BLOCK IDENTIFICATION IN A MEMORY DEVICE
10
Patent #:
Issue Dt:
08/16/2005
Application #:
10930138
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
EVAPORATION OF Y-SI-O FILMS FOR MEDIUM-K DIELECTRICS
11
Patent #:
Issue Dt:
04/17/2012
Application #:
10930149
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
METHOD OF INCREASING DEPOSITION RATE OF SILICON DIOXIDE ON A CATALYST
12
Patent #:
Issue Dt:
05/01/2007
Application #:
10930153
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
ACCESSING TEST MODES USING COMMAND SEQUENCES
13
Patent #:
Issue Dt:
10/13/2009
Application #:
10930158
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
CAPACITIVE TECHNIQUES TO REDUCE NOISE IN HIGH SPEED INTERCONNECTIONS
14
Patent #:
Issue Dt:
02/24/2009
Application #:
10930167
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
METHODS FOR FORMING A LANTHANUM-METAL OXIDE DIELECTRIC LAYER
15
Patent #:
Issue Dt:
04/24/2007
Application #:
10930184
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
CRYSTALLINE OR AMORPHOUS MEDIUM-K GATE OXIDES, Y2O3 AND GD2O3
16
Patent #:
Issue Dt:
08/08/2006
Application #:
10930211
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
SEMICONDUCTOR SUBSTRATE CLEANING
17
Patent #:
Issue Dt:
05/16/2006
Application #:
10930213
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
METHOD AND APPARATUS ON (110) SURFACES OF SILICON STRUCTURES WITH CONDUCTION IN THE <110> DIRECTION
18
Patent #:
Issue Dt:
09/18/2007
Application #:
10930251
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
PRINT STRIPPER FOR ESD CONTROL
19
Patent #:
Issue Dt:
11/27/2007
Application #:
10930252
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
INTEGRATED CIRCUIT COOLING AND INSULATING DEVICE AND METHOD
20
Patent #:
Issue Dt:
05/16/2006
Application #:
10930288
Filing Dt:
08/30/2004
Publication #:
Pub Dt:
02/03/2005
Title:
SYSTEM AND METHOD FOR A SINGLE-PASS MULTIPLE TAP FILTER
21
Patent #:
Issue Dt:
05/10/2005
Application #:
10930422
Filing Dt:
08/30/2004
Publication #:
Pub Dt:
02/03/2005
Title:
STRUCTURE AND METHOD FOR TRANSVERSE FIELD ENHANCEMENT
22
Patent #:
Issue Dt:
06/30/2009
Application #:
10930431
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
HfAlO3 FILMS FOR GATE DIELECTRICS
23
Patent #:
Issue Dt:
02/27/2007
Application #:
10930440
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
ONE TRANSISTOR SOI NON-VOLATILE RANDOM ACCESS MEMORY CELL
24
Patent #:
Issue Dt:
06/27/2006
Application #:
10930442
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
NICKEL BONDING CAP OVER COPPER METALIZED BONDPADS
25
Patent #:
Issue Dt:
05/30/2006
Application #:
10930444
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
LATENCY REDUCTION USING NEGATIVE CLOCK EDGE AND READ FLAGS
26
Patent #:
Issue Dt:
08/14/2007
Application #:
10930510
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
ASYMMETRIC PLATING
27
Patent #:
Issue Dt:
08/15/2006
Application #:
10930511
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
CURRENT LIMITING ANTIFUSE PROGRAMMING PATH
28
Patent #:
Issue Dt:
06/10/2008
Application #:
10930512
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
BULK-ISOLATED PN DIODE AND METHOD OF FORMING A BULK-ISOLATED PN DIODE
29
Patent #:
Issue Dt:
08/30/2005
Application #:
10930513
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/10/2005
Title:
DELAY LOCKED LOOP "ACTIVE COMMAND" REACTOR
30
Patent #:
Issue Dt:
09/26/2006
Application #:
10930514
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
WRITE ONCE READ ONLY MEMORY EMPLOYING CHARGE TRAPPING IN INSULATORS
31
Patent #:
Issue Dt:
12/16/2008
Application #:
10930517
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
CURRENT LIMITING ANTIFUSE PROGRAMMING PATH
32
Patent #:
Issue Dt:
08/12/2008
Application #:
10930518
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
METHOD OF ETCHING MATERIALS PATTERNED WITH A SINGLE LAYER 193NM RESIST
33
Patent #:
Issue Dt:
02/06/2007
Application #:
10930526
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/24/2005
Title:
CURRENT LIMITING ANTIFUSE PROGRAMMING PATH
34
Patent #:
Issue Dt:
08/18/2009
Application #:
10930543
Filing Dt:
08/30/2004
Publication #:
Pub Dt:
03/02/2006
Title:
METHOD AND SYSTEM FOR GENERATING REFERENCE VOLTAGES FOR SIGNAL RECEIVERS
35
Patent #:
Issue Dt:
05/20/2008
Application #:
10930657
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
HIGH PERMEABILITY LAYERED FILMS TO REDUCE NOISE IN HIGH SPEED INTERCONNECTS
36
Patent #:
Issue Dt:
06/17/2008
Application #:
10930774
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
03/02/2006
Title:
DIELECTRIC RELAXATION MEMORY
37
Patent #:
Issue Dt:
02/17/2009
Application #:
10930789
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
07/21/2005
Title:
DIE PACKAGE HAVING AN ADHESIVE FLOW RESTRICTION AREA
38
Patent #:
Issue Dt:
01/29/2008
Application #:
10930895
Filing Dt:
08/30/2004
Publication #:
Pub Dt:
03/02/2006
Title:
PLASMA PROCESSING, DEPOSITION, AND ALD METHODS
39
Patent #:
Issue Dt:
12/05/2006
Application #:
10930976
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
STARTUP CIRCUIT AND METHOD
40
Patent #:
Issue Dt:
12/19/2006
Application #:
10931129
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
03/02/2006
Title:
IMPROVED SENSING OF RESISTANCE VARIABLE MEMORY DEVICES
41
Patent #:
Issue Dt:
03/13/2007
Application #:
10931140
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
TECHNIQUES TO CREATE LOW K ILD FOR BEOL
42
Patent #:
Issue Dt:
01/02/2007
Application #:
10931182
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
TECHNIQUES TO CREATE LOW K ILD FOR BEOL
43
Patent #:
Issue Dt:
06/24/2008
Application #:
10931326
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
SYSTEM AND METHOD FOR TRANSMITTING DATA PACKETS IN A COMPUTER SYSTEM HAVING A MEMORY HUB ARCHITECTURE
44
Patent #:
Issue Dt:
10/31/2006
Application #:
10931340
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
LANTHANIDE OXIDE / HAFNIUM OXIDE DIELECTRICS
45
Patent #:
Issue Dt:
12/25/2007
Application #:
10931343
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
LANTHANIDE OXIDE / HAFNIUM OXIDE DIELECTRIC LAYERS
46
Patent #:
Issue Dt:
11/15/2005
Application #:
10931353
Filing Dt:
08/31/2004
Title:
MEMORY SYSTEM AND METHOD USING ECC TO ACHIEVE LOW POWER REFRESH
47
Patent #:
Issue Dt:
08/08/2006
Application #:
10931354
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
DELAY-LOCKED LOOP HAVING A PRE-SHIFT PHASE DETECTOR
48
Patent #:
Issue Dt:
08/21/2007
Application #:
10931356
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
HIGHLY RELIABLE AMORPHOUS HIGH-K GATE OXIDE ZRO2
49
Patent #:
Issue Dt:
05/20/2008
Application #:
10931357
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
04/07/2005
Title:
LOCAL MULTILAYERED METALLIZATION
50
Patent #:
Issue Dt:
12/27/2005
Application #:
10931360
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
PSEUDO CMOS DYNAMIC LOGIC WITH DELAYED CLOCKS
51
Patent #:
Issue Dt:
05/06/2008
Application #:
10931361
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
METHOD AND APPARATUS FOR DESIGNING A PATTERN ON A SEMICONDUCTOR SURFACE
52
Patent #:
Issue Dt:
06/19/2007
Application #:
10931362
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
SINGLE-ENDED PSEUDO-DIFFERENTIAL OUTPUT DRIVER
53
Patent #:
Issue Dt:
02/27/2007
Application #:
10931363
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
ULTRATHIN LEADFRAME BGA CIRCUIT PACKAGE
54
Patent #:
Issue Dt:
04/11/2006
Application #:
10931364
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
LANTHANIDE DOPED TIOX DIELECTRIC FILMS BY PLASMA OXIDATION
55
Patent #:
Issue Dt:
10/21/2008
Application #:
10931367
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
ONE TRANSISTOR SOI NON-VOLATILE RANDOM ACCESS MEMORY CELL
56
Patent #:
Issue Dt:
07/05/2005
Application #:
10931368
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
SEMICONDUCTOR PROCESSING METHODS OF FORMING TRANSISTORS, SEMICONDUCTOR PROCESSING METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY CIRCUITRY, AND RELATED INTEGRATED CIRCUITRY
57
Patent #:
Issue Dt:
08/22/2006
Application #:
10931369
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
INTEGRATED CIRCUIT DEVICE HAVING REDUCED BOW AND METHOD FOR MAKING SAME
58
Patent #:
Issue Dt:
09/07/2010
Application #:
10931375
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
FULLY ASSOCIATIVE TEXTURE CACHE HAVING CONTENT ADDRESSABLE MEMORY AND METHOD FOR USE THEREOF
59
Patent #:
Issue Dt:
05/08/2007
Application #:
10931377
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
CROSS DIFFUSION BARRIER LAYER IN POLYSILICON
60
Patent #:
Issue Dt:
10/03/2006
Application #:
10931378
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
ANTIFUSE STRUCTURES, METHODS, AND APPLICATIONS
61
Patent #:
Issue Dt:
02/13/2007
Application #:
10931379
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
CAPACITIVELY-COUPLED LEVEL RESTORE CIRCUITS FOR LOW VOLTAGE SWING LOGIC CIRCUITS
62
Patent #:
Issue Dt:
08/01/2006
Application #:
10931397
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
METHOD AND APPARATUS FOR TIMING DOMAIN CROSSING
63
Patent #:
Issue Dt:
10/24/2006
Application #:
10931472
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
MEMORY SYSTEM AND METHOD FOR STROBING DATA, COMMAND AND ADDRESS SIGNALS
64
Patent #:
Issue Dt:
12/20/2005
Application #:
10931507
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
02/17/2005
Title:
MOSFETS INCLUDING A DIELECTRIC PLUG TO SUPPRESS SHORT-CHANNEL EFFECTS
65
Patent #:
Issue Dt:
02/26/2008
Application #:
10931510
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
02/03/2005
Title:
PACKAGING OF ELECTRONIC CHIPS WITH AIR-BRIDGE STRUCTURES
66
Patent #:
Issue Dt:
01/02/2007
Application #:
10931513
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
02/10/2005
Title:
TRANSISTOR STRUCTURE HAVING REDUCED TRANSISTOR LEAKAGE ATTRIBUTES
67
Patent #:
Issue Dt:
06/26/2007
Application #:
10931524
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
METHODS OF FORMING TRENCH ISOLATION IN THE FABRICATION OF INTEGRATED CIRCUITRY, METHODS OF FABRICATING MEMORY CIRCUITRY, INTEGRATED CIRCUITRY AND MEMORY INTEGRATED CIRCUITRY
68
Patent #:
Issue Dt:
09/15/2009
Application #:
10931533
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
METHOD OF FORMING APPARATUS HAVING OXIDE FILMS FORMED USING ATOMIC LAYER DEPOSITION
69
Patent #:
Issue Dt:
10/04/2005
Application #:
10931540
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH ASYMMETRICAL TUNNEL BARRIERS
70
Patent #:
Issue Dt:
08/07/2007
Application #:
10931541
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
METHODS FOR MAKING INTEGRATED-CIRCUIT WIRING FROM COPPER, SILVER, GOLD, AND OTHER METALS
71
Patent #:
Issue Dt:
12/16/2008
Application #:
10931544
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/17/2005
Title:
CAPACITOR STRUCTURES
72
Patent #:
Issue Dt:
07/10/2007
Application #:
10931545
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
VERTICAL GAIN CELL
73
Patent #:
Issue Dt:
05/22/2007
Application #:
10931552
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
SWITCHED CAPACITOR DRAM SENSE AMPLIFIER WITH IMMUNITY TO MISMATCH AND OFFSETS
74
Patent #:
Issue Dt:
09/18/2007
Application #:
10931553
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
ULTRA-THIN SEMICONDUCTORS BONDED ON GLASS SUBSTRATES
75
Patent #:
Issue Dt:
12/19/2006
Application #:
10931567
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
METHODS OF FORMING SEMICONDUCTOR CIRCUITRY,
76
Patent #:
Issue Dt:
08/09/2005
Application #:
10931569
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/24/2005
Title:
SEMICONDUCTOR CIRCUIT CONSTRUCTIONS
77
Patent #:
Issue Dt:
11/20/2007
Application #:
10931573
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
OPERATING AN ELECTRONIC DEVICE HAVING A VERTICAL GAIN CELL THAT INCLUDES VERTICAL MOS TRANSISTORS
78
Patent #:
Issue Dt:
11/15/2005
Application #:
10931579
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
METHODS OF FORMING SEMICONDUCTOR LOGIC CIRCUITRY, AND SEMICONDUCTOR LOGIC CIRCUIT CONSTRUCTIONS
79
Patent #:
Issue Dt:
08/08/2006
Application #:
10931581
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
METHOD AND COMPOSITE FOR DECREASING CHARGE LEAKAGE
80
Patent #:
Issue Dt:
04/03/2007
Application #:
10931587
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
03/02/2006
Title:
LEVEL SHIFTER FOR LOW VOLTAGE OPERATION
81
Patent #:
Issue Dt:
11/07/2006
Application #:
10931591
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
DOPANT BARRIER FOR DOPED GLASS IN MEMORY DEVICES
82
Patent #:
Issue Dt:
06/23/2009
Application #:
10931593
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
LOW K INTERCONNECT DIELECTRIC USING SURFACE TRANSFORMATION
83
Patent #:
Issue Dt:
12/27/2005
Application #:
10931601
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
SCALABLE HIGH PERFORMANCE ANTIFUSE STRUCTURE AND PROCESS
84
Patent #:
Issue Dt:
06/27/2006
Application #:
10931607
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
SEMICONDUCTOR PROCESSING METHODS
85
Patent #:
Issue Dt:
09/11/2007
Application #:
10931678
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
METHODS FOR FABRICATION OF THIN SEMICONDUCTOR ASSEMBLIES INCLUDING REDISTRIBUTION LAYERS AND PACKAGES AND ASSEMBLIES FORMED THEREBY
86
Patent #:
Issue Dt:
05/08/2007
Application #:
10931689
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
02/24/2005
Title:
METHOD FOR REDUCING DRAIN DISTURB IN PROGRAMMING
87
Patent #:
Issue Dt:
06/09/2009
Application #:
10931704
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
02/03/2005
Title:
FLASH MEMORY WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
88
Patent #:
Issue Dt:
03/06/2007
Application #:
10931711
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
02/03/2005
Title:
PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
89
Patent #:
Issue Dt:
12/27/2005
Application #:
10931735
Filing Dt:
09/01/2004
Title:
ZERO-ENABLED FUSE-SET
90
Patent #:
Issue Dt:
08/01/2006
Application #:
10931749
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/03/2005
Title:
STRAINED SEMICONDUCTOR BY WAFER BONDING WITH MISORIENTATION
91
Patent #:
Issue Dt:
09/18/2007
Application #:
10931772
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
CRITICAL DIMENSION CONTROL FOR INTEGRATED CIRCUITS
92
Patent #:
Issue Dt:
03/31/2009
Application #:
10931775
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
FLOATING LEAD FINGER ON A LEAD FRAME, A LEAD FRAME STRIP, AND A LEAD FRAME ASSEMBLY INCLUDING SAME
93
Patent #:
Issue Dt:
06/26/2007
Application #:
10931786
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
03/02/2006
Title:
SAMPLE AND HOLD MEMORY SENSE AMPLIFIER
94
Patent #:
Issue Dt:
02/20/2007
Application #:
10931796
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
03/02/2006
Title:
CMOS AMPLIFIERS WITH FREQUENCY COMPENSATING CAPACITORS
95
Patent #:
Issue Dt:
08/29/2006
Application #:
10931822
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
03/02/2006
Title:
METHOD FOR FILLING ELECTRICALLY DIFFERENT FEATURES
96
Patent #:
Issue Dt:
08/01/2006
Application #:
10931831
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
METHOD AND APPARATUS FOR LOW VOLTAGE TEMPERATURE SENSING
97
Patent #:
Issue Dt:
07/24/2007
Application #:
10931840
Filing Dt:
09/01/2004
Publication #:
Pub Dt:
02/03/2005
Title:
METHOD OF COMPOSITE GATE FORMATION
98
Patent #:
Issue Dt:
10/10/2006
Application #:
10931843
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/24/2005
Title:
DELAY LOCKED LOOP CIRCUIT WITH TIME DELAY QUANTIFIER AND CONTROL
99
Patent #:
Issue Dt:
06/26/2007
Application #:
10931844
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
BOW CONTROL IN AN ELECTRONIC PACKAGE
100
Patent #:
Issue Dt:
07/17/2007
Application #:
10931847
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
WAFER REINFORCEMENT STRUCTURE AND METHODS OF FABRICATION
Assignor
1
Exec Dt:
07/31/2019
Assignee
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/14/2024 05:03 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT