|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11369571
|
Filing Dt:
|
03/07/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
ELONGATED FASTENERS FOR SECURING TOGETHER ELECTRONIC COMPONENTS AND SUBSTRATES, SEMICONDUCTOR DEVICE ASSEMBLIES INCLUDING SUCH FASTENERS, AND ACCOMPANYING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11370093
|
Filing Dt:
|
03/06/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11370124
|
Filing Dt:
|
03/07/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
ISOLATION REGIONS AND THEIR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11370125
|
Filing Dt:
|
03/07/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
LOW POWER MEMORY SUBSYSTEM WITH PROGRESSIVE NON-VOLATILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
11370269
|
Filing Dt:
|
03/07/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR SPUTTERING A TENSILE SILICON NITRIDE FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11370676
|
Filing Dt:
|
03/07/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11371460
|
Filing Dt:
|
03/08/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR TESTING DEVICES UTILIZING CAPACITIVELY COUPLED SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11371476
|
Filing Dt:
|
03/09/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
SCALABLE FLASH/NV STRUCTURES AND DEVICES WITH EXTENDED ENDURANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11371524
|
Filing Dt:
|
03/08/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR TESTING DEVICES UTILIZING CAPACITIVELY COUPLED SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11371533
|
Filing Dt:
|
03/08/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR TESTING DEVICES UTILIZING CAPACITIVELY COUPLED SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11371534
|
Filing Dt:
|
03/08/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR TESTING DEVICES UTILIZING CAPACITIVELY COUPLED SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11371545
|
Filing Dt:
|
03/09/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
MULTI-STATE NROM DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11371766
|
Filing Dt:
|
03/09/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR COMPONENT WITH THINNED SUBSTRATE HAVING PIN CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11372092
|
Filing Dt:
|
03/10/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
METHOD OF MAKING AN ISOLATION TRENCH AND RESULTING ISOLATION TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11372290
|
Filing Dt:
|
03/09/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
MULTI-STATE NROM DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11373083
|
Filing Dt:
|
03/09/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR SELECTIVELY CONFIGURING A MEMORY DEVICE USING A BI-STABLE RELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11374000
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
ISOLATION TRENCH FILL USING OXIDE LINER AND NITRIDE ETCH BACK TECHNIQUE WITH DUAL TRENCH DEPTH CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11374750
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
METHODS AND SYSTEMS FOR RELEASABLY ATTACHING SUPPORT MEMBERS TO MICROFEATURE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
11374850
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
PUSHER ASSEMBLIES FOR USE IN MICROFEATURE DEVICE TESTING, SYSTEMS WITH PUSHER ASSEMBLIES, AND METHODS FOR USING SUCH PUSHER ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11374851
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
SYSTEMS AND METHODS FOR FORMING METAL OXIDES USING ALCOHOLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11374867
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
EMBEDDED FIBER ACOUSTIC SENSOR FOR CMP PROCESS ENDPOINT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
11375977
|
Filing Dt:
|
03/15/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
Microelectronic devices and methods for manufacturing microelectronic devices
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11376458
|
Filing Dt:
|
03/15/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
6F¿ DRAM CELL DESIGN WITH 3F-PITCH FOLDED DIGITLINE SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
11376918
|
Filing Dt:
|
03/15/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
METHODS RELATING TO FORMING INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11377094
|
Filing Dt:
|
03/16/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS, AND METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11377158
|
Filing Dt:
|
03/16/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
STACKED NON-VOLATILE MEMORY WITH SILICON CARBIDE-BASED AMORPHOUS SILICON THIN FILM TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11377574
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11377664
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
REDUCED POWER CONSUMPTION PHASE CHANGE MEMORY AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11377683
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
OFFSET COMPENSATED SENSING FOR MAGNETIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11377988
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR CONTROLLING REFRESH TO AVOID MEMORY CELL DATA LOSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11378666
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR IRRADIATING A MICROLITHOGRAPHIC SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11378777
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR CONTROLLING REFRESH TO AVOID MEMORY CELL DATA LOSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11378825
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
METHOD OF DEPOSITING A SILICON DIOXIDE-COMPRISING LAYER IN THE FABRICATION OF INTEGRATED CIRCUITRY, METHODS OF FORMING TRENCH ISOLATION IN THE FABRICATION OF INTEGRATED CIRCUITRY, METHODS OF DEPOSITING SILICON DIOXIDE-COMPRISING LAYERS IN THE FABRICATION OF INTEGR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11378898
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR CONTROLLING REFRESH TO AVOID MEMORY CELL DATA LOSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
11379194
|
Filing Dt:
|
04/18/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
MULTI-BANK MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11379441
|
Filing Dt:
|
04/20/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
MULTI-RESISTIVE INTEGRATED CIRCUIT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11379455
|
Filing Dt:
|
04/20/2006
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
METHOD FOR READING FLASH MEMORY CELL, NAND-TYPE FLASH MEMORY APPARATUS, AND NOR-TYPE FLASH MEMORY APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11379456
|
Filing Dt:
|
04/20/2006
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
METHOD FOR READING FLASH MEMORY CELL, NAND-TYPE FLASH MEMORY APPARATUS, AND NOR-TYPE FLASH MEMORY APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11380599
|
Filing Dt:
|
04/27/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION OF METAL OXIDE AND/OR LOW ASYMMETRICAL TUNNEL BARRIER INTERPOLY INSULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11380622
|
Filing Dt:
|
04/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
SMALL GRAIN SIZE, CONFORMAL ALUMINUM INTERCONNECTS AND METHOD FOR THEIR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
11381279
|
Filing Dt:
|
05/02/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
TRENCH INTERCONNECT STRUCTURE AND FORMATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11381426
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
RAMP GENERATOR AND RELATIVE ROW DECODER FOR FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11381650
|
Filing Dt:
|
05/04/2006
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
PRE-EMPHASIS FOR STROBE SIGNALS IN MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11381658
|
Filing Dt:
|
05/04/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
CACHING OF DYNAMIC ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11382347
|
Filing Dt:
|
05/09/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
MEMORY MODULE WITH IMPROVED MECHANICAL STRENGTH OF CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11382641
|
Filing Dt:
|
05/10/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
MEMORY DEVICE HAVING TERMINALS FOR TRANSFERRING MULTIPLE TYPES OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11382649
|
Filing Dt:
|
05/10/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
MEMORY DEVICE HAVING TERMINALS FOR TRANSFERRING MULTIPLE TYPES OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
11382658
|
Filing Dt:
|
05/10/2006
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
INDEPENDENT POLLING FOR MULTI-PAGE PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11382668
|
Filing Dt:
|
05/10/2006
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
ON-DIE ANTI-RESONANCE STRUCTURE FOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11383905
|
Filing Dt:
|
05/17/2006
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
METHODS FOR FORMING A MRAM WITH NON-ORTHOGONAL WIRING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11383923
|
Filing Dt:
|
05/17/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR RECIRCULATING FLUID SUPPLY FOR AN INJECTOR FOR A SEMICONDUCTOR FABRICATION CHAMBER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11384734
|
Filing Dt:
|
03/20/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
Carrierless chip package for integrated circuit devices, and methods of making same
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11384853
|
Filing Dt:
|
03/20/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY CIRCUITRY AND INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11384965
|
Filing Dt:
|
03/20/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
VARIABLE SECTOR-COUNT ECC
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11386157
|
Filing Dt:
|
03/21/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
USE OF SELECTIVE OXIDATION TO FORM ASYMMETRICAL OXIDE FEATURES DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11386167
|
Filing Dt:
|
03/21/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
METHODS OF FABRICATING MULTIPLE SETS OF FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11386208
|
Filing Dt:
|
03/22/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
FABRICATION OF STACKED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11386474
|
Filing Dt:
|
03/22/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
Substrate mapping
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11387707
|
Filing Dt:
|
03/24/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
METHOD OF FABRICATING DIFFERENT GATE OXIDES FOR DIFFERENT TRANSISTORS IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11388296
|
Filing Dt:
|
03/24/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR RE-ROUTING SIGNALS BETWEEN MEMORY SYSTEM COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
11388593
|
Filing Dt:
|
03/24/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
RESAMPLING SYSTEM AND METHOD FOR GRAPHICS DATA INCLUDING SINE-WAVE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11389149
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
DIELECTRIC RELAXATION MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11389150
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
DIELECTRIC RELAXATION MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11389157
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
DEUTERATED STRUCTURES FOR IMAGE SENSORS AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11389581
|
Filing Dt:
|
03/23/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
TOPOGRAPHY DIRECTED PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11389632
|
Filing Dt:
|
03/24/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
11389707
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
METHOD FOR FORMING A RUTHENIUM METAL LAYER AND A STRUCTURE COMPRISING THE RUTHENIUM METAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11389722
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
CHIP ON BOARD LEADFRAME FOR SEMICONDUCTOR COMPONENTS HAVING AREA ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11389794
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
SYSTEM FOR TESTING SEMICONDUCTOR COMPONENTS HAVING INTERCONNECT WITH VARIABLE FLEXURE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11389874
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
DEVICE AND METHOD FOR TESTING INTEGRATED CIRCUIT DICE IN AN INTEGRATED CIRCUIT MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11390321
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
Semiconductor component sealed on five sides by polymer sealing layer
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11390747
|
Filing Dt:
|
03/28/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
PROGRAMMING METHOD TO REDUCE WORD LINE TO WORD LINE BREAKDOWN FOR NAND FLASH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11390852
|
Filing Dt:
|
03/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
FORWARD BIASING PROTECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
11391087
|
Filing Dt:
|
03/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
FULLY DEPLETED SILICON-ON-INSULATOR CMOS LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
11391286
|
Filing Dt:
|
03/29/2006
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A DUMMY GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11391450
|
Filing Dt:
|
03/29/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
MEMORY MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
11391774
|
Filing Dt:
|
03/29/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
METHODS OF FORMING INTERMEDIATE SEMICONDUCTOR DEVICE STRUCTURES USING SPIN-ON, PHOTOPATTERNABLE, INTERLAYER DIELECTRIC MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11392290
|
Filing Dt:
|
03/29/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
FORMING MULTI-LAYER MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
11393513
|
Filing Dt:
|
03/29/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
11393666
|
Filing Dt:
|
03/31/2006
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11393800
|
Filing Dt:
|
03/31/2006
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE MANUFACTURING METHOD FOR PREVENTING PATTERNS FROM INCLINING IN DRYING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
11394256
|
Filing Dt:
|
03/30/2006
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
COMMUNICATION DEVICE FOR A LOGIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11394262
|
Filing Dt:
|
03/30/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
MEMORY MODULE, SYSTEM AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11394772
|
Filing Dt:
|
03/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND IN-PROCESS SEMICONDUCTOR DEVICES HAVING CONDUCTOR-FILLED VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11394988
|
Filing Dt:
|
03/30/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
PLASMA ENHANCED CHEMICAL VAPOR DEPOSITION METHOD OF FORMING TITANIUM SILICIDE COMPRISING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11394989
|
Filing Dt:
|
03/30/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
PLASMA ENHANCED CHEMICAL VAPOR DEPOSITION METHOD OF FORMING TITANIUM SILICIDE COMPRISING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11394994
|
Filing Dt:
|
03/30/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
WIRELESS COMMUNICATIONS WITH AUXILIARY ANTENNAS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11395721
|
Filing Dt:
|
03/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
SEMICONDUCTOR CIRCUIT CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11396616
|
Filing Dt:
|
04/04/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
PHASE CHANGE MEMORY ELEMENTS USING SELF-ALIGNED PHASE CHANGE MATERIAL LAYERS AND METHODS OF MAKING AND USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
11397358
|
Filing Dt:
|
04/04/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
METHOD FOR FORMING NANOFIN TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11397400
|
Filing Dt:
|
04/04/2006
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
SEMICONDUCTOR FABRICATION PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11397413
|
Filing Dt:
|
04/04/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
DRAM WITH NANOFIN TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
11397430
|
Filing Dt:
|
04/04/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
Grown nanofin transistors
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11397459
|
Filing Dt:
|
04/04/2006
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
INTERPOSERS WITH FLEXIBLE SOLDER PAD ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11397527
|
Filing Dt:
|
04/04/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
NANOWIRE TRANSISTOR WITH SURROUNDING GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11397689
|
Filing Dt:
|
04/05/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCLUDING FUSE DETECTION CIRCUIT TO DETERMINE SUCCESSFUL FUSE-CUTTING RATE FOR OPTICAL FUSE-CUTTING CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11398780
|
Filing Dt:
|
04/05/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
MEMORY DEVICE TESTING SYSTEM AND METHOD HAVING REAL TIME REDUNDANCY REPAIR ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
11398809
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
DEVICES AND METHODS TO IMPROVE CARRIER MOBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11398858
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH TUBULAR HEATER AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11398912
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
INTERPOSER CONFIGURED TO REDUCE THE PROFILES OF SEMICONDUCTOR DEVICE ASSEMBLIES, PACKAGES INCLUDING THE SAME, AND METHODS
|
|