skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051028/0001   Pages: 834
Recorded: 11/12/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
03/25/2014
Application #:
13156265
Filing Dt:
06/08/2011
Publication #:
Pub Dt:
09/29/2011
Title:
CIRCUIT AND METHOD FOR INTERCONNECTING STACKED INTEGRATED CIRCUIT DIES
2
Patent #:
Issue Dt:
05/14/2013
Application #:
13156293
Filing Dt:
06/08/2011
Publication #:
Pub Dt:
12/13/2012
Title:
SET PULSE FOR PHASE CHANGE MEMORY PROGRAMMING
3
Patent #:
Issue Dt:
08/23/2016
Application #:
13156961
Filing Dt:
06/09/2011
Publication #:
Pub Dt:
12/13/2012
Title:
REDUCED VOLTAGE NONVOLATILE FLASH MEMORY
4
Patent #:
Issue Dt:
06/16/2015
Application #:
13157158
Filing Dt:
06/09/2011
Publication #:
Pub Dt:
09/29/2011
Title:
COVERED VOID WITHIN A SEMICONDUCTOR SUBSTRATE AND METHOD OF FORMING A COVERED VOID WITHIN A SEMICONDUCTOR SUBSTRATE
5
Patent #:
Issue Dt:
05/05/2015
Application #:
13157162
Filing Dt:
06/09/2011
Publication #:
Pub Dt:
10/20/2011
Title:
METHODS OF FORMING A PLURALITY OF COVERED VOIDS IN A SEMICONDUCTOR SUBSTRATE
6
Patent #:
Issue Dt:
10/22/2013
Application #:
13157168
Filing Dt:
06/09/2011
Publication #:
Pub Dt:
10/06/2011
Title:
METHODS USING BLOCK CO-POLYMER SELF-ASSEMBLY FOR SUB-LITHOGRAPHIC PATTERNING
7
Patent #:
Issue Dt:
02/17/2015
Application #:
13157838
Filing Dt:
06/10/2011
Publication #:
Pub Dt:
09/29/2011
Title:
METHODS OF FORMING A STAMP AND A STAMP
8
Patent #:
Issue Dt:
08/13/2013
Application #:
13158282
Filing Dt:
06/10/2011
Publication #:
Pub Dt:
10/06/2011
Title:
METHODS, CIRCUITS, AND SYSTEMS TO SELECT MEMORY REGIONS
9
Patent #:
Issue Dt:
05/27/2014
Application #:
13158726
Filing Dt:
06/13/2011
Publication #:
Pub Dt:
09/29/2011
Title:
SUB-RESOLUTION ASSIST DEVICES AND METHODS
10
Patent #:
Issue Dt:
05/26/2015
Application #:
13158826
Filing Dt:
06/13/2011
Publication #:
Pub Dt:
10/06/2011
Title:
PROGRAM AND READ TRIM SETTING
11
Patent #:
Issue Dt:
05/29/2012
Application #:
13158898
Filing Dt:
06/13/2011
Publication #:
Pub Dt:
10/06/2011
Title:
METHOD AND APPARATUS PROVIDING A CROSS-POINT MEMORY ARRAY USING A VARIABLE RESISTANCE MEMORY CELL AND CAPACITANCE
12
Patent #:
Issue Dt:
04/09/2013
Application #:
13158997
Filing Dt:
06/13/2011
Publication #:
Pub Dt:
09/29/2011
Title:
WAFER PROCESSING
13
Patent #:
Issue Dt:
03/13/2012
Application #:
13159094
Filing Dt:
06/13/2011
Publication #:
Pub Dt:
10/06/2011
Title:
METHOD AND APPARATUS FOR REDUCING OSCILLATION IN SYNCHRONOUS CIRCUITS
14
Patent #:
Issue Dt:
10/07/2014
Application #:
13159203
Filing Dt:
06/13/2011
Publication #:
Pub Dt:
12/13/2012
Title:
ELECTROMAGNETIC SHIELD AND ASSOCIATED METHODS
15
Patent #:
Issue Dt:
05/27/2014
Application #:
13159245
Filing Dt:
06/13/2011
Publication #:
Pub Dt:
12/13/2012
Title:
LITHOGRAPHY WAVE-FRONT CONTROL SYSTEM AND METHOD
16
Patent #:
Issue Dt:
03/26/2013
Application #:
13160363
Filing Dt:
06/14/2011
Publication #:
Pub Dt:
10/06/2011
Title:
SEMICONDUCTOR WITH THROUGH-SUBSTRATE INTERCONNECT
17
Patent #:
Issue Dt:
08/07/2012
Application #:
13162633
Filing Dt:
06/17/2011
Publication #:
Pub Dt:
10/20/2011
Title:
MEMORY VOLTAGE CYCLE ADJUSTMENT
18
Patent #:
Issue Dt:
03/19/2013
Application #:
13163219
Filing Dt:
06/17/2011
Publication #:
Pub Dt:
10/13/2011
Title:
ENHANCED PERFORMANCE MEMORY SYSTEMS AND METHODS
19
Patent #:
NONE
Issue Dt:
Application #:
13163285
Filing Dt:
06/17/2011
Publication #:
Pub Dt:
10/13/2011
Title:
METHOD OF FORMING CELLULAR MATERIAL
20
Patent #:
Issue Dt:
04/24/2012
Application #:
13163356
Filing Dt:
06/17/2011
Publication #:
Pub Dt:
10/13/2011
Title:
ATOMIC LAYER DEPOSITION METHODS
21
Patent #:
Issue Dt:
10/09/2012
Application #:
13163515
Filing Dt:
06/17/2011
Publication #:
Pub Dt:
10/06/2011
Title:
PHOTORESIST PROCESSING METHODS
22
Patent #:
Issue Dt:
12/18/2012
Application #:
13163890
Filing Dt:
06/20/2011
Publication #:
Pub Dt:
11/17/2011
Title:
METHODS OF FORMING PATTERNED PHOTORESIST LAYERS OVER SEMICONDUCTOR SUBSTRATES
23
Patent #:
Issue Dt:
10/01/2013
Application #:
13164085
Filing Dt:
06/20/2011
Publication #:
Pub Dt:
10/06/2011
Title:
ISOLATION REGIONS
24
Patent #:
Issue Dt:
11/06/2012
Application #:
13164813
Filing Dt:
06/21/2011
Publication #:
Pub Dt:
10/13/2011
Title:
MULTIPLE SELECT GATES WITH NON-VOLATILE MEMORY CELLS
25
Patent #:
Issue Dt:
03/18/2014
Application #:
13164970
Filing Dt:
06/21/2011
Publication #:
Pub Dt:
10/13/2011
Title:
METHOD TO REDUCE CHARGE BUILDUP DURING HIGH ASPECT RATIO CONTACT ETCH
26
Patent #:
Issue Dt:
01/01/2019
Application #:
13165248
Filing Dt:
06/21/2011
Publication #:
Pub Dt:
12/27/2012
Title:
SOLID STATE LIGHTING DEVICES WITH IMPROVED CURRENT SPREADING AND LIGHT EXTRACTION AND ASSOCIATED METHODS
27
Patent #:
Issue Dt:
08/20/2013
Application #:
13165416
Filing Dt:
06/21/2011
Publication #:
Pub Dt:
12/27/2012
Title:
IN-FIELD BLOCK RETIRING
28
Patent #:
Issue Dt:
05/13/2014
Application #:
13165546
Filing Dt:
06/21/2011
Publication #:
Pub Dt:
12/27/2012
Title:
MULTI-TIERED SEMICONDUCTOR DEVICES AND ASSOCIATED METHODS
29
Patent #:
Issue Dt:
04/17/2012
Application #:
13165812
Filing Dt:
06/22/2011
Publication #:
Pub Dt:
10/13/2011
Title:
DUAL CONVERSION GAIN GATE AND CAPACITOR COMBINATION
30
Patent #:
Issue Dt:
03/12/2013
Application #:
13166291
Filing Dt:
06/22/2011
Publication #:
Pub Dt:
10/13/2011
Title:
INTEGRATED CIRCUIT INCLUDING MEMORY ARRAY HAVING A SEGMENTED BIT LINE ARCHITECTURE AND METHOD OF CONTROLLING AND/OR OPERATING SAME
31
Patent #:
Issue Dt:
01/15/2013
Application #:
13166362
Filing Dt:
06/22/2011
Publication #:
Pub Dt:
12/15/2011
Title:
VARIABLE RESISTANCE MEMORY DEVICE HAVING REDUCED BOTTOM CONTACT AREA AND METHOD OF FORMING THE SAME
32
Patent #:
Issue Dt:
01/07/2014
Application #:
13168699
Filing Dt:
06/24/2011
Publication #:
Pub Dt:
12/27/2012
Title:
BLOCK-ROW DECODERS, MEMORY BLOCK-ROW DECODERS, MEMORIES, METHODS FOR DESELECTING A DECODER OF A MEMORY AND METHODS OF SELECTING A BLOCK OF MEMORY
33
Patent #:
Issue Dt:
12/16/2014
Application #:
13168723
Filing Dt:
06/24/2011
Publication #:
Pub Dt:
12/27/2012
Title:
METHOD AND APPARATUS FOR MEMORY COMMAND INPUT AND CONTROL
34
Patent #:
Issue Dt:
10/23/2012
Application #:
13168902
Filing Dt:
06/24/2011
Publication #:
Pub Dt:
10/20/2011
Title:
USE OF DILUTE STEAM AMBIENT FOR IMPROVEMENT OF FLASH DEVICES
35
Patent #:
Issue Dt:
12/17/2013
Application #:
13169134
Filing Dt:
06/27/2011
Publication #:
Pub Dt:
10/20/2011
Title:
MICROFEATURE WORKPIECES HAVING CONDUCTIVE INTERCONNECT STRUCTURES FORMED BY CHEMICALLY REACTIVE PROCESSES, AND ASSOCIATED SYSTEMS AND METHODS
36
Patent #:
Issue Dt:
01/07/2014
Application #:
13169336
Filing Dt:
06/27/2011
Publication #:
Pub Dt:
10/20/2011
Title:
METHOD OF FORMING A SEMICONDUCTOR STRUCTURE
37
Patent #:
Issue Dt:
08/06/2013
Application #:
13169915
Filing Dt:
06/27/2011
Publication #:
Pub Dt:
10/20/2011
Title:
METHODS OF PROCESSING SEMICONDUCTOR SUBSTRATES, ELECTROSTATIC CARRIERS FOR RETAINING SUBSTRATES FOR PROCESSING, AND ASSEMBLIES COMPRISING ELECTROSTATIC CARRIERS HAVING SUBSTRATES ELECTROSTATICALLY BONDED THERETO
38
Patent #:
Issue Dt:
09/04/2012
Application #:
13169979
Filing Dt:
06/27/2011
Publication #:
Pub Dt:
10/20/2011
Title:
METHODS AND SYSTEMS TO ACCOMPLISH VARIABLE WIDTH DATA INPUT
39
Patent #:
Issue Dt:
04/15/2014
Application #:
13170029
Filing Dt:
06/27/2011
Publication #:
Pub Dt:
12/27/2012
Title:
REFERENCE CURRENT DISTRIBUTION
40
Patent #:
Issue Dt:
09/25/2012
Application #:
13170050
Filing Dt:
06/27/2011
Publication #:
Pub Dt:
10/20/2011
Title:
DRAM LAYOUT WITH VERTICAL FETS AND METHOD OF FORMATION
41
Patent #:
Issue Dt:
02/11/2014
Application #:
13170229
Filing Dt:
06/28/2011
Publication #:
Pub Dt:
10/20/2011
Title:
METHOD FOR DETECTING VARIANCE IN SEMICONDUCTOR PROCESSES
42
Patent #:
Issue Dt:
05/08/2012
Application #:
13170420
Filing Dt:
06/28/2011
Publication #:
Pub Dt:
10/20/2011
Title:
PROGRAMMING IN A MEMORY DEVICE
43
Patent #:
Issue Dt:
07/15/2014
Application #:
13171137
Filing Dt:
06/28/2011
Publication #:
Pub Dt:
10/20/2011
Title:
MICROELECTRONIC DEVICES AND MICROELECTRONIC SUPPORT DEVICES, AND ASSOCIATED ASSEMBLIES AND METHODS
44
Patent #:
Issue Dt:
10/09/2012
Application #:
13171293
Filing Dt:
06/28/2011
Publication #:
Pub Dt:
10/20/2011
Title:
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING PACKAGED MICROELECTRONIC DEVICES
45
Patent #:
Issue Dt:
11/19/2013
Application #:
13171755
Filing Dt:
06/29/2011
Publication #:
Pub Dt:
10/20/2011
Title:
CONTROL OF A VARIABLE DELAY LINE USING LINE ENTRY POINT TO MODIFY LINE POWER SUPPLY VOLTAGE
46
Patent #:
Issue Dt:
06/05/2012
Application #:
13173171
Filing Dt:
06/30/2011
Publication #:
Pub Dt:
10/20/2011
Title:
CHARGE LOSS COMPENSATION DURING PROGRAMMING OF A MEMORY DEVICE
47
Patent #:
Issue Dt:
05/20/2014
Application #:
13174466
Filing Dt:
06/30/2011
Publication #:
Pub Dt:
01/03/2013
Title:
METHODS OF FORMING METAL SILICIDE-COMPRISING MATERIAL AND METHODS OF FORMING METAL SILICIDE-COMPRISING CONTACTS
48
Patent #:
Issue Dt:
03/19/2013
Application #:
13174525
Filing Dt:
06/30/2011
Publication #:
Pub Dt:
01/03/2013
Title:
PHOTONIC SYSTEMS AND METHODS OF FORMING PHOTONIC SYSTEMS
49
Patent #:
Issue Dt:
03/26/2013
Application #:
13175209
Filing Dt:
07/01/2011
Publication #:
Pub Dt:
10/27/2011
Title:
SEMICONDUCTOR TEMPERATURE SENSOR USING BANDGAP GENERATOR CIRCUIT
50
Patent #:
Issue Dt:
11/26/2013
Application #:
13175320
Filing Dt:
07/01/2011
Publication #:
Pub Dt:
01/03/2013
Title:
MULTILEVEL MIXED VALENCE OXIDE (MVO) MEMORY
51
Patent #:
Issue Dt:
02/20/2018
Application #:
13175388
Filing Dt:
07/01/2011
Publication #:
Pub Dt:
01/03/2013
Title:
UNALIGNED DATA COALESCING
52
Patent #:
Issue Dt:
10/08/2013
Application #:
13175468
Filing Dt:
07/01/2011
Publication #:
Pub Dt:
01/03/2013
Title:
SEMICONDUCTOR STRUCTURES AND DEVICES AND METHODS OF FORMING THE SAME
53
Patent #:
Issue Dt:
05/07/2013
Application #:
13175479
Filing Dt:
07/01/2011
Publication #:
Pub Dt:
12/22/2011
Title:
MULTI-PRIORITY ENCODER
54
Patent #:
Issue Dt:
02/11/2014
Application #:
13175507
Filing Dt:
07/01/2011
Publication #:
Pub Dt:
01/03/2013
Title:
SEMICONDUCTOR STRUCTURES INCLUDING BODIES OF SEMICONDUCTOR MATERIAL, DEVICES INCLUDING SUCH STRUCTURES AND RELATED METHODS
55
Patent #:
Issue Dt:
09/08/2015
Application #:
13175551
Filing Dt:
07/01/2011
Publication #:
Pub Dt:
10/27/2011
Title:
GALLIUM LATHANIDE OXIDE FILMS
56
Patent #:
Issue Dt:
10/23/2012
Application #:
13176416
Filing Dt:
07/05/2011
Publication #:
Pub Dt:
10/27/2011
Title:
SEMICONDUCTOR STRUCTURES INCLUDING SQUARE CUTS IN SINGLE CRYSTAL SILICON AND METHOD OF FORMING SAME
57
Patent #:
Issue Dt:
08/18/2015
Application #:
13176438
Filing Dt:
07/05/2011
Publication #:
Pub Dt:
10/27/2011
Title:
Semiconductor Processing Methods, And Methods For Forming Silicon Dioxide
58
Patent #:
Issue Dt:
04/01/2014
Application #:
13176886
Filing Dt:
07/06/2011
Publication #:
Pub Dt:
01/10/2013
Title:
PROGRAMMING METHODS AND MEMORIES
59
Patent #:
Issue Dt:
09/17/2013
Application #:
13178217
Filing Dt:
07/07/2011
Publication #:
Pub Dt:
01/10/2013
Title:
DEVICES AND METHODS OF PROGRAMMING MEMORY CELLS
60
Patent #:
Issue Dt:
11/05/2013
Application #:
13178278
Filing Dt:
07/07/2011
Publication #:
Pub Dt:
11/03/2011
Title:
MEMORY ARRAY WITH INVERTED DATA-LINES PAIRS
61
Patent #:
Issue Dt:
12/25/2012
Application #:
13178334
Filing Dt:
07/07/2011
Publication #:
Pub Dt:
10/27/2011
Title:
TRANSISTOR CONSTRUCTIONS AND PROCESSING METHODS
62
Patent #:
Issue Dt:
07/17/2012
Application #:
13178781
Filing Dt:
07/08/2011
Publication #:
Pub Dt:
10/27/2011
Title:
DATA LINE MANAGEMENT IN A MEMORY DEVICE
63
Patent #:
Issue Dt:
08/12/2014
Application #:
13179156
Filing Dt:
07/08/2011
Publication #:
Pub Dt:
10/27/2011
Title:
MULTI-SERIAL INTERFACE STACKED-DIE MEMORY ARCHITECTURE
64
Patent #:
Issue Dt:
06/19/2012
Application #:
13179196
Filing Dt:
07/08/2011
Publication #:
Pub Dt:
11/03/2011
Title:
CONFIGURABLE BANDWIDTH MEMORY DEVICES AND METHODS
65
Patent #:
Issue Dt:
09/30/2014
Application #:
13179247
Filing Dt:
07/08/2011
Publication #:
Pub Dt:
11/03/2011
Title:
APPARATUS AND METHODS FOR THROUGH SUBSTRATE VIA TEST
66
Patent #:
Issue Dt:
12/03/2013
Application #:
13179316
Filing Dt:
07/08/2011
Publication #:
Pub Dt:
11/03/2011
Title:
METHODS OF MANUFACTURING SEMICONDUCTOR STRUCTURES AND DEVICES INCLUDING NANOTUBES, AND SEMICONDUCTOR STRUCTURES, DEVICES, AND SYSTEMS FABRICATED USING SUCH METHODS
67
Patent #:
Issue Dt:
05/08/2012
Application #:
13179851
Filing Dt:
07/11/2011
Publication #:
Pub Dt:
11/03/2011
Title:
METHOD FOR POSITIONING SPACERS FOR PITCH MULTIPLICATION
68
Patent #:
Issue Dt:
11/27/2012
Application #:
13179915
Filing Dt:
07/11/2011
Publication #:
Pub Dt:
10/27/2011
Title:
RHEOLOGICAL FLUIDS FOR PARTICLE REMOVAL
69
Patent #:
Issue Dt:
06/05/2012
Application #:
13180193
Filing Dt:
07/11/2011
Publication #:
Pub Dt:
11/03/2011
Title:
GENERATING A FULL RAIL SIGNAL
70
Patent #:
Issue Dt:
08/05/2014
Application #:
13180301
Filing Dt:
07/11/2011
Publication #:
Pub Dt:
11/03/2011
Title:
METHOD AND APPARATUS FOR TESTING HIGH CAPACITY/HIGH BANDWIDTH MEMORY DEVICES
71
Patent #:
Issue Dt:
05/14/2013
Application #:
13180361
Filing Dt:
07/11/2011
Publication #:
Pub Dt:
11/03/2011
Title:
MEMORY DEVICES HAVING REDUCED INTERFERENCE BETWEEN FLOATING GATES AND METHODS OF FABRICATING SUCH DEVICES
72
Patent #:
Issue Dt:
06/24/2014
Application #:
13181052
Filing Dt:
07/12/2011
Publication #:
Pub Dt:
11/03/2011
Title:
DIGIT LINE EQUILIBRATION USING ACCESS DEVICES AT THE EDGE OF SUB-ARRAYS
73
Patent #:
Issue Dt:
10/16/2012
Application #:
13181197
Filing Dt:
07/12/2011
Publication #:
Pub Dt:
11/03/2011
Title:
SEMICONDUCTOR DEVICE PACKAGES INCLUDING A SEMICONDUCTOR DEVICE AND A REDISTRIBUTION ELEMENT
74
Patent #:
Issue Dt:
01/14/2014
Application #:
13181661
Filing Dt:
07/13/2011
Publication #:
Pub Dt:
11/03/2011
Title:
SEMICONDUCTOR STRUCTURES
75
Patent #:
Issue Dt:
06/17/2014
Application #:
13182069
Filing Dt:
07/13/2011
Publication #:
Pub Dt:
11/03/2011
Title:
NOVEL BUILD-UP PACKAGE FOR INTEGRATED CIRCUIT DEVICES, AND METHODS OF MAKING SAME
76
Patent #:
Issue Dt:
05/07/2013
Application #:
13182285
Filing Dt:
07/13/2011
Publication #:
Pub Dt:
11/03/2011
Title:
METHODS OF FORMING COSI2, METHODS OF FORMING FIELD EFFECT TRANSISTORS, AND METHODS OF FORMING CONDUCTIVE CONTACTS
77
Patent #:
Issue Dt:
06/23/2015
Application #:
13182293
Filing Dt:
07/13/2011
Publication #:
Pub Dt:
11/03/2011
Title:
Methods Of Forming A Plurality Of Conductive Lines In The Fabrication Of Integrated Circuitry, Methods Of Forming An Array Of Conductive Lines, And Integrated Circuitry
78
Patent #:
Issue Dt:
05/28/2013
Application #:
13183337
Filing Dt:
07/14/2011
Publication #:
Pub Dt:
01/26/2012
Title:
SYSTEMS AND DEVICES INCLUDING MULTI-GATE TRANSISTORS AND METHODS OF USING, MAKING, AND OPERATING THE SAME
79
Patent #:
Issue Dt:
05/27/2014
Application #:
13183931
Filing Dt:
07/15/2011
Publication #:
Pub Dt:
11/10/2011
Title:
METHODS FOR DEFECT TESTING OF EXTERNALLY ACCESSIBLE INTEGRATED CIRCUIT INTERCONNECTS
80
Patent #:
Issue Dt:
10/16/2012
Application #:
13184252
Filing Dt:
07/15/2011
Publication #:
Pub Dt:
11/10/2011
Title:
SELECTIVE EDGE PHASE MIXING
81
Patent #:
Issue Dt:
06/18/2013
Application #:
13185074
Filing Dt:
07/18/2011
Publication #:
Pub Dt:
11/10/2011
Title:
ZINC OXIDE DIODES FOR OPTICAL INTERCONNECTIONS
82
Patent #:
Issue Dt:
07/16/2013
Application #:
13185290
Filing Dt:
07/18/2011
Publication #:
Pub Dt:
11/17/2011
Title:
MEMORY DEVICE INCORPORATING A RESISTANCE VARIABLE CHALCOGENIDE ELEMENT
83
Patent #:
Issue Dt:
12/24/2013
Application #:
13185365
Filing Dt:
07/18/2011
Publication #:
Pub Dt:
12/29/2011
Title:
FLASH MEMORY WITH RECESSED FLOATING GATE
84
Patent #:
Issue Dt:
02/25/2014
Application #:
13185872
Filing Dt:
07/19/2011
Publication #:
Pub Dt:
01/19/2012
Title:
Semiconductor Barrier Layer Constructions, and Methods of Forming Semiconductor Barrier Layer Constructions
85
Patent #:
Issue Dt:
06/12/2012
Application #:
13186172
Filing Dt:
07/19/2011
Publication #:
Pub Dt:
11/10/2011
Title:
NON-VOLATILE MEMORY WITH BOTH SINGLE AND MULTIPLE LEVEL CELLS
86
Patent #:
Issue Dt:
06/05/2012
Application #:
13186766
Filing Dt:
07/20/2011
Publication #:
Pub Dt:
11/17/2011
Title:
CHARGE PUMP OPERATION IN A NON-VOLATILE MEMORY DEVICE
87
Patent #:
Issue Dt:
02/12/2013
Application #:
13186796
Filing Dt:
07/20/2011
Publication #:
Pub Dt:
11/10/2011
Title:
A METHOD FOR PROGRAMMING A SEMICONDUCTOR MAGNETIC MEMORY INTEGRATING A MAGNETIC TUNNELING JUNCTION ABOVE A FLOATING-GATE MEMORY CELL
88
Patent #:
Issue Dt:
03/26/2013
Application #:
13186822
Filing Dt:
07/20/2011
Publication #:
Pub Dt:
11/10/2011
Title:
METHOD FOR FABRICATING STACKED NON-VOLATILE MEMORY WITH SILICON CARBIDE-BASED AMORPHOUS SILICON THIN FILM TRANSISTORS
89
Patent #:
Issue Dt:
12/03/2013
Application #:
13187053
Filing Dt:
07/20/2011
Publication #:
Pub Dt:
11/10/2011
Title:
METHOD AND APPARATUS FOR TRAINING THE REFERENCE VOLTAGE LEVEL AND DATA SAMPLE TIMING IN A RECEIVER
90
Patent #:
Issue Dt:
07/22/2014
Application #:
13187665
Filing Dt:
07/21/2011
Publication #:
Pub Dt:
11/10/2011
Title:
ANALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG CONVERSION WINDOW ADJUSTMENT BASED ON REFERENCE CELLS IN A MEMORY DEVICE
91
Patent #:
NONE
Issue Dt:
Application #:
13187730
Filing Dt:
07/21/2011
Publication #:
Pub Dt:
11/10/2011
Title:
Semiconductor Components Having Conductive Vias With Aligned Back Side Conductors
92
Patent #:
Issue Dt:
12/04/2012
Application #:
13188258
Filing Dt:
07/21/2011
Publication #:
Pub Dt:
11/10/2011
Title:
ZR-SUBSTITUTED BATIO3 FILMS
93
Patent #:
Issue Dt:
04/22/2014
Application #:
13189311
Filing Dt:
07/22/2011
Publication #:
Pub Dt:
11/17/2011
Title:
MEMORY SYSTEM HAVING MULTIPLE ADDRESS ALLOCATION FORMATS AND METHOD FOR USE THEREOF
94
Patent #:
Issue Dt:
09/24/2013
Application #:
13189678
Filing Dt:
07/25/2011
Publication #:
Pub Dt:
11/17/2011
Title:
NAND FLASH MEMORY PROGRAMMING
95
Patent #:
Issue Dt:
12/11/2012
Application #:
13189726
Filing Dt:
07/25/2011
Publication #:
Pub Dt:
11/17/2011
Title:
MEMORY WITH MULTI-PAGE READ
96
Patent #:
Issue Dt:
06/26/2012
Application #:
13189798
Filing Dt:
07/25/2011
Publication #:
Pub Dt:
11/10/2011
Title:
METHODS OF ETCHING NANODOTS, METHODS OF FABRICATING INTEGRATED CIRCUIT DEVICES AND DEVICE STRUCTURES, METHODS OF ETCHING A LAYER COMPRISING A LATE TRANSITION METAL, AND METHODS OF FORMING A PLURALITY OF TRANSISTOR GATE CONSTRUCTIONS.
97
Patent #:
Issue Dt:
08/27/2013
Application #:
13190597
Filing Dt:
07/26/2011
Publication #:
Pub Dt:
11/17/2011
Title:
METHOD FOR FORMING A CIRCUIT BOARD VIA STRUCTURE FOR HIGH SPEED SIGNALING
98
Patent #:
Issue Dt:
08/20/2013
Application #:
13190821
Filing Dt:
07/26/2011
Publication #:
Pub Dt:
01/31/2013
Title:
MEMORY CELLS AND METHODS OF STORING INFORMATION
99
Patent #:
Issue Dt:
05/10/2016
Application #:
13190872
Filing Dt:
07/26/2011
Publication #:
Pub Dt:
01/31/2013
Title:
TEXTURED OPTOELECTRONIC DEVICES AND ASSOCIATED METHODS OF MANUFACTURE
100
Patent #:
Issue Dt:
12/02/2014
Application #:
13190911
Filing Dt:
07/26/2011
Publication #:
Pub Dt:
01/31/2013
Title:
DYNAMIC PROGRAM WINDOW DETERMINATION IN A MEMORY DEVICE
Assignor
1
Exec Dt:
07/31/2019
Assignees
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
2
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/15/2024 01:05 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT